A high performance three-engine architecture for H.264/AVC fractional motion estimation

Multiple-reference-frame, quarter-pixel accuracy, and variable-block-size motion estimation (VBSME) employed in H.264/AVC is one of the major contributors to its outstanding compression efficiency and video quality. However, due to its high computational complexity, VBSME needs acceleration for real-time application. We propose a high throughput hardware architecture for H.264/AVC fractional motion estimation (FME). The proposed architecture consists of three parallel processing engines. In addition, we propose a resource sharing method which leads to 50% hardware saving in the computation sum of absolute transformed difference (SATD). Synthesized into a TSMC 130 nm CMOS cell library, our design takes 311.7K gates at 154 MHz and can encode 1080 pHD video at 30 frames per second (fps). Compared to previous works, the proposed design runs at much lower frequency for the same resolution and frame rate.

[1]  Yongdong Zhang,et al.  High throughput and low memory access sub-pixel interpolation architecture for H.264/AVC HDTV decoder , 2005, IEEE Transactions on Consumer Electronics.

[2]  Hung-Chi Fang,et al.  Parallel 4/spl times/4 2D transform and inverse transform architecture for MPEG-4 AVC/H.264 , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[3]  Gary J. Sullivan,et al.  Performance comparison of video coding standards using Lagrangian coder control , 2002, Proceedings. International Conference on Image Processing.

[4]  Tian-Sheuan Chang,et al.  SIFME: A Single Iteration Fractional-Pel Motion Estimation Algorithm and Architecture for HDTV Sized H.264 Video Coding , 2007, 2007 IEEE International Conference on Acoustics, Speech and Signal Processing - ICASSP '07.

[5]  Liang-Gee Chen,et al.  Fully utilized and reusable architecture for fractional motion estimation of H.264/AVC , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[6]  Liang-Gee Chen,et al.  Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[7]  Ronggang Wang,et al.  The high throughput and low memory access design of sub-pixel interpolation for H.264/AVC HDTV decoder , 2005, IEEE Workshop on Signal Processing Systems Design and Implementation, 2005..

[8]  Satoshi Goto,et al.  High performance VLSI architecture of fractional motion estimation in H.264 for HDTV , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[9]  Philip P. Dang.  Embedded architecture for fast implementation of H.264 subpixel interpolation , 2005, IS&T/SPIE Electronic Imaging.

[10]  Shau-Yin Tseng,et al.  Low Complexity High Quality Fractional Motion Estimation Algorithm and Architecture Design for H.264/AVC , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[11]  Tian-Sheuan Chang,et al.  A Fast Algorithm and Its VLSI Architecture for Fractional Motion Estimation for H.264/MPEG-4 AVC Video Coding , 2007, IEEE Transactions on Circuits and Systems for Video Technology.