Determining IC layout rules for cost minimization

A general and practical method for design rule optimization (i.e. IC cost minimization) is presented, and then demonstrated in detail for specific examples. The optimum design rules are shown to be insensitive to chip area or defect density, but strongly dependent on tolerance sizes, number of masking levels, and to a parameter which will be defined as the `area overhead factor'. Throughout the development, limitations and assumptions are thoroughly discussed, with the overall result that the method is shown to be immediately useful for arbitrary, but well characterized, fabrication processes and lithography equipment.

[1]  R. M. Warner.  Applying a composite model to the IC yield problem , 1974 .

[2]  David H. Evans,et al.  Statistical Tolerancing: The State of the Art, Part I. Background , 1974 .

[3]  David H. Evans.  Statistical Tolerancing: The State of the Art: Part II. Methods for Estimating Moments , 1975 .

[4]  B. T. Murphy,et al.  Cost-size optima of monolithic integrated circuits , 1964 .

[5]  C. Stapper.  Defect density distribution for LSI yield calculations , 1973 .

[6]  J. W. Lathrop,et al.  Yield analysis of large integrated-circuit chips , 1972 .

[7]  W.T. Lynch.  The reduction of LSI chip costs by optimizing the alignment yields , 1977, 1977 International Electron Devices Meeting.

[8]  J. Sredni.  Use of power transformations to model the yield of IC's as a function of active circuit area , 1975, 1975 International Electron Devices Meeting.

[9]  D.S. Perloff.  A four-point electrical measurement technique for characterizing mask superposition errors on semiconductor wafers , 1978, IEEE Journal of Solid-State Circuits.

[10]  A. Turley,et al.  LSI Yield Projections Based Upon Test Pattern Results: An Application to Multilevel Metal Structures , 1974 .

[11]  A. Dingwall.  High-yield-processed bipolar LSI arrays , 1968 .

[12]  A. C. Ipri,et al.  Integrated circuit process and design rule evaluation techniques , 1977 .

[13]  J. W. Lathrop,et al.  Defect analysis and yield degradation of integrated circuits , 1974 .

[14]  T.J. Russell,et al.  A comparison of electrical and visual alignment test structures for evaluating photomask alignment in integrated circuit manufacturing , 1977, 1977 International Electron Devices Meeting.

[15]  R. B. Seeds,et al.  Yield and cost analysis of bipolar LSI , 1968 .

[16]  O. Paz,et al.  Modification of Poisson statistics: modeling defects induced by diffusion , 1977 .

[17]  David H. Evans,et al.  Statistical Tolerancing: The State of the Art, Part III. Shifts and Drifts , 1975 .

[18]  Charles H. Stapper,et al.  LSI Yield Modeling and Process Monitoring , 1976, IBM J. Res. Dev..

[19]  S. M. Hu,et al.  Some considerations in the formulation of IC yield statistics , 1979 .

[20]  J. E. Price,et al.  A new look at yield of integrated circuits , 1970 .