A new definition and a new class of sequential circuits with combinational test generation complexity

We introduce a new class of sequential circuits with combinational test generation complexity which we call internally balanced structures. It is shown that sequential circuits can be classified by their structure as follows: (sequential circuits of acyclic structure)/spl sup/(sequential circuits of internally balanced structure)/spl sup/(sequential circuits of balanced structure) and that internally balanced structures allow test generation with combinational test generation complexity. On the other hand, if finite state machines (FSMs) are classified by their realization possibility, it can be shown that (FSMs which can be realized as a sequential circuit of acyclic structure)=(FSMs which can be realized as a sequential circuit of internally balanced structure)/spl sup/(FSMs which can be realized as a sequential circuit of balanced structure). In addition, we discuss the definition of test generation possibility with combinational test generation complexity and introduce a new definition which covers the previous narrow definition.

[1]  Hideo Fujiwara,et al.  A sequential circuit structure with combinational test generation complexity and its application , 1997, Systems and Computers in Japan.

[2]  Srimat T. Chakradhar,et al.  Software transformations for sequential test generation , 1995, Proceedings of the Fourth Asian Test Symposium.

[3]  藤原 秀雄,et al.  Logic testing and design for testability , 1985 .

[4]  Janusz Rajski,et al.  Behavior and testability preservation under the retiming transformation , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  A. D. Friedman,et al.  Theory and Design of Switching Circuits , 1983 .

[6]  Melvin A. Breuer,et al.  Testability properties of acyclic structures and applications to partial scan design , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[7]  Sujit Dey,et al.  Design of testable sequential circuits by repositioning flip-flops , 1995, J. Electron. Test..

[8]  Melvin A. Breuer,et al.  The BALLAST Methodology for Structured Partial Scan Design , 1990, IEEE Trans. Computers.

[9]  Tomoo Inoue,et al.  Partial scan design methods based on internally balanced structure , 1998 .

[10]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[11]  Srimat T. Chakradhar,et al.  Sequential circuits with combinational test generation complexity , 1996, Proceedings of 9th International Conference on VLSI Design.

[12]  Hideo Fujiwara,et al.  A sequential circuit structure with combinational test generation complexity and its application , 1997 .

[13]  Spyros Tragoudas,et al.  Partial Scan with Retiming , 1993, 30th ACM/IEEE Design Automation Conference.