On-Chip Voltage Down Converter Based on Moderate Inversion for Low- Power VLSI Chips

An on-chip differential-amplifier-based voltage down converter (VDC) is proposed. Employing a reference voltage generator, which operates in moderate inversion region, the architecture of the proposed VDC is simple and can be fabricated by conventional CMOS technology. VDC converts 3.3V to lower voltage so that the internal circuits of VLSI are used. In this paper, 1.8V is used as an experiment vehicle. The output voltage (Vout) of the VDC is stabilized within plusmn3.8mV for load current varying from 0 to 100mA and within plusmn0.75% for plusmn10% variation of external supply voltage. The temperature dependency of Vout is only 0.329mV/degC

[1]  John P. Uyemura,et al.  Fundamentals of MOS digital integrated circuits , 1988 .

[2]  A.J. Lopez-Martin,et al.  A CMOS transconductor with multidecade tuning using balanced current scaling in moderate inversion , 2005, IEEE Journal of Solid-State Circuits.

[3]  F. Klaassen,et al.  On the temperature coefficient of the MOSFET threshold voltage , 1986 .

[4]  K. Vavelidis,et al.  Simple 'reconciliation' MOSFET model valid in all regions , 1995 .

[5]  Hideto Hidaka,et al.  A 34-ns 16-Mb DRAM with controllable voltage down-converter , 1992 .

[6]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[7]  Gabriel A. Rincon-Mora,et al.  A low-voltage, low quiescent current, low drop-out regulator , 1998, IEEE J. Solid State Circuits.

[8]  Robert W. Brodersen,et al.  A low-voltage CMOS DC-DC converter for a portable battery-operated system , 1994, Proceedings of 1994 Power Electronics Specialist Conference - PESC'94.

[9]  T. Hamamoto,et al.  A precharged-capacitor-assisted sensing (PCAS) scheme with novel level controllers for low-power DRAMs , 2000, IEEE Journal of Solid-State Circuits.

[10]  Ka Nang Leung,et al.  A CMOS Voltage Reference Based on Weighted V GS for CMOS Low-Dropout Linear Regulators , 2001 .

[11]  I. Filanovsky,et al.  Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits , 2001 .

[12]  Zachary J. Lemnios,et al.  Low-power electronics , 1994, IEEE Design & Test of Computers.

[13]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[14]  K. Leung,et al.  A CMOS voltage reference based on weighted /spl Delta/V/sub GS/ for CMOS low-dropout linear regulators , 2003 .

[15]  Katsuro Sasaki,et al.  A voltage down converter with submicroampere standby current for low-power static RAMs , 1992 .

[16]  Ieee Circuits,et al.  20th International Conference on VLSI Design : held jointly with 6th International Conference on Embedded Systems : proceedings : 6-10 January, 2007, Bangalore, India , 2007 .

[17]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[18]  Shyh-Jye Jou,et al.  On-chip voltage down converter for low-power digital system , 1998 .

[19]  G. Rincón-Mora.  Current efficient, low voltage, low drop-out regulators , 1996 .

[20]  Eric A. Vittoz.  Low-Power Low-Voltage Limitations and Prospects in Analog Design , 1995 .