Evaluating and Implementing Commercial Processes for Producing Reliable, Cost-Effective Miniaturized Space Electronics

mplementing commercial processes into the design of space electronics is a desirable, cost-effective way to leverage existing advanced packaging technologies derived from consumer electronics products. Demands for faster, better, lighter, and cheaper products have led to many innovative designs in commercial electronics, most noticeably in the telecommunications sector. But directly employing commercial processes in space applications, although cost-effective, is extremely risky. Therefore, careful studies and planning are critical to ensure the survivability of commercial processes throughout the space mission and full functionality under severe space environments. With many years of experience in developing high-reliability electronics, the APL Space Department began evaluating, qualifying, and developing commercial processes for space applications with chip-on-board (COB) technology. We have successfully demonstrated that our in-house fabrication and coating process can improve existing commercial COB technology to meet the stringent qualifi cations for space environments. Recently, we have focused on advanced interconnect methods such as fl ip chip technology and high-density printed wiring board development with blind and buried micro vias. These ongoing studies have demonstrated great potential for future space applications for both one-of-a-kind and build-to-print production runs.

[1]  J. Augis,et al.  Local CTE mismatch in SM leaded packages: a potential reliability concern , 1990, 40th Conference Proceedings on Electronic Components and Technology.

[2]  Ark L. Lew,et al.  Miniaturization of Space Electronics with Chip-on-Board Technology , 1999 .

[3]  Sampath Purushothaman,et al.  Development of low cost, low temperature conductive adhesives , 1998, 1998 Proceedings. 48th Electronic Components and Technology Conference (Cat. No.98CH36206).

[4]  B. Q. Le,et al.  Command and Data Handling in your Palm , 1997 .

[5]  Abhijit Dasgupta,et al.  A Nonlinear Multi-Domain Stress Analysis Method for Surface-Mount Solder Joints , 1996 .

[6]  R. Boudreau Foreword contributions from the 50th electronic components and technology conference , 2001 .

[7]  L. F. Miller,et al.  Controlled collapse reflow chip joining , 2000, IBM J. Res. Dev..

[8]  Michael Pecht,et al.  Solder Creep-Fatigue Analysis by an Energy-Partitioning Approach , 1992 .

[9]  Joel A. Weiner The Engineering, Design, and Fabrication Facility: A Unique APL Resource , 2000 .

[10]  Naveen Cherukuri,et al.  a PENTIUM Processor Based L/d Mcm Test Vehicle: a Subsystem for Portable Applications , 1996 .

[11]  Kim Strohbehn,et al.  A LOW-COST MINIATURIZED SCIENTIFIC IMAGER DESIGN WITH CHIP-ON-BOARD TECHNOLOGY FOR SPACE APPLICATIONS , 1999 .

[12]  Ark L. Lew,et al.  Comparison of flip chip technologies on rigid polyimide with respect to reliability and manufacturing costs , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[13]  L. F. Miller Controlled collapse reflow chip joining , 1969 .

[14]  Herbert Reichl,et al.  Reliability study of flip chip on FR4 interconnections with ACA , 1999, 1999 Proceedings. 49th Electronic Components and Technology Conference (Cat. No.99CH36299).

[15]  Yoshihiro Bessho,et al.  Comparison of Stud Bump Bonding technology and other Flip-Chip technologies , 1998 .