A fully packaged 25 Gbps/channel WDM photoreceiver module based on a Silicon Photonic Integrated Circuit and a flip-chipped CMOS quad transimpedance amplifier

Growing demand for bandwidth in Datacom optical links and High Performance Computers (HPC) has recently led to new optoelectronic modules based on Silicon Photonics Integrated Circuits [1]. One of the intrinsic capabilities of this technology is its scalability in terms of aggregated data rate, due to the possibility of combining Space Division Multiplexing, Wavelength Division Multiplexing, and the use of advanced modulation formats such as PAM4 or QPSK [2]. As a result, standard commercial modules using Silicon Photonics Integrated Circuits (Si-PIC), typically providing 10 to 25 Gbps (OOK) per channel over several singlemode fibers, will evolve up to and beyond 400 Gbps and more aggregated data rate in the coming years. In this paper, we demonstrate the introduction of Wavelength Division Multiplexing in a multichannel photoreceiver module using a Si-PIC, at a data rate of 25 Gbps per channel.

[1]  S. Malhouitre,et al.  HIGH DATA RATE SILICON PHOTONIC - CMOS ELECTRONIC MODULES USING COPPER MICROBUMPS , 2015 .

[2]  Frederic Boeuf,et al.  Hybrid Silicon Photonic Circuits and Transceiver for 50 Gb/s NRZ Transmission Over Single-Mode Fiber , 2015, Journal of Lightwave Technology.

[3]  Sylvie Menezo,et al.  On-Board Silicon Photonics-Based Transceivers With 1-Tb/s Capacity , 2016, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[4]  Enrico Temporiti,et al.  A 3D-integrated 25Gbps silicon photonics receiver in PIC25G and 65nm CMOS technologies , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).