TEMPERATURE ROBUST PROGRAMMABLE SUBTHRESHOLD CIRCUITS THROUGH A BALANCED FORCE APPROACH

[1]  Michael D. Godfrey.  CMOS device modeling for subthreshold circuits , 1992 .

[2]  Christopher M. Twigg,et al.  Characteristics and programming of floating-gate pFET switches in an FPAA crossbar network , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[3]  Richard Bryan Wunderlich.  CMOS gate delay, power measurements and characterization with logical effort and logical power , 2009 .

[4]  Paul Hasler.  Foundations of learning in analog VLSI , 1997 .

[5]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[6]  Esther Rodriguez-Villegas,et al.  Solution to trapped charge in FGMOS transistors , 2003 .

[7]  Stephen Berard,et al.  ASSESSING TRENDS IN THE ELECTRICAL EFFICIENCY OF COMPUTATION OVER TIME , 2009 .

[8]  O. Koufopavlou,et al.  Short-circuit energy dissipation modeling for submicrometer CMOS gates , 2000 .

[9]  W. M. Haynes.  CRC Handbook of Chemistry and Physics , 1990 .

[10]  Sang H. Dhong,et al.  Microarchitecture and implementation of the synergistic processor in 65-nm and 90-nm SOI , 2007, IBM J. Res. Dev..

[11]  E. Vittoz,et al.  An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications , 1995 .

[12]  Andreas G. Andreou,et al.  Impact Ionization and Hot-Electron Injection Derived Consistently from Boltzmann Transport , 1998, VLSI Design.

[13]  P. D. Smith,et al.  A kappa projection algorithm (KPA) for programming to femtoampere currents in standard CMOS floating-gate elements , 2005 .

[14]  David Blaauw,et al.  Ultralow-voltage, minimum-energy CMOS , 2006, IBM J. Res. Dev..

[15]  Keith A. Bowman,et al.  Circuit techniques for dynamic variation tolerance , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[16]  Robert M. Fox,et al.  Leakage effects in metal-connected floating-gate circuits , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  M. Lenzlinger,et al.  Fowler‐Nordheim Tunneling into Thermally Grown SiO2 , 1969 .

[18]  David V. Anderson,et al.  An asynchronously embedded datapath for performance acceleration and energy efficiency , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[19]  John P. Uyemura,et al.  CMOS Logic Circuit Design , 1992 .

[20]  David A. Patterson,et al.  Computer Architecture - A Quantitative Approach, 5th Edition , 1996 .

[21]  Alain J. Martin.  Asynchronous datapaths and the design of an asynchronous adder , 1992, Formal Methods Syst. Des..

[22]  Tadashi Shibata,et al.  A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .

[23]  Steven M. Nowick,et al.  The Design of High-Performance Dynamic Asynchronous Pipelines: High-Capacity Style , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  R. van Langevelde,et al.  Effect of gate-field dependent mobility degradation on distortion analysis in MOSFETs , 1997 .

[25]  A. S. Grove.  Physics and Technology of Semiconductor Devices , 1967 .

[26]  A. Wang,et al.  Modeling and sizing for minimum energy operation in subthreshold circuits , 2005, IEEE Journal of Solid-State Circuits.

[27]  David V. Anderson,et al.  Developing large-scale field-programmable analog arrays , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[28]  Rajit Manohar,et al.  Asynchronous Parallel Prefix Computation , 1998, IEEE Trans. Computers.

[29]  J. Plummer,et al.  Universal Mobility-Field Curves for Electrons and Holes in MOS Inversion Layers , 1987, 1987 Symposium on VLSI Technology. Digest of Technical Papers.

[30]  Shih-Chii Liu,et al.  Analog VLSI: Circuits and Principles , 2002 .

[31]  Simon Johnson,et al.  Residual charge on the faulty floating gate CMOS transistor , 1994, Proceedings., International Test Conference.

[32]  N. Zamdmer,et al.  A 0.13-/spl mu/m SOI CMOS technology for low-power digital and RF applications , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[33]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[34]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[35]  Steven Swanson,et al.  Conservation cores: reducing the energy of mature computations , 2010, ASPLOS XV.

[36]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[37]  Hendrikus J. M. Veendrick,et al.  Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits , 1984 .

[38]  M. A. Maher,et al.  A charge-controlled model for MOS transistors , 1990 .

[39]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について － シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について － , 2004 .

[40]  P.R. Kinget.  Device mismatch and tradeoffs in the design of analog circuits , 2005, IEEE Journal of Solid-State Circuits.

[41]  Paul E. Hasler,et al.  Correlation learning rule in floating-gate pFET synapses , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[42]  Paul Hasler,et al.  Modeling Hot-Electron Injection in pFET's , 2003 .

[43]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[44]  Greg Delagi.  Harnessing technology to advance the next-generation mobile user-experience , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[45]  M. Shur,et al.  Threshold voltage modeling and the subthreshold regime of operation of short-channel MOSFETs , 1993 .

[46]  Emmett Kilgariff,et al.  Fermi GF100 graphics processing unit (GPU) , 2010, 2010 IEEE Hot Chips 22 Symposium (HCS).

[47]  Bradley A. Minch,et al.  Highly linear, wide-dynamic-range multiple-input translinear element networks , 2003, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003.

[48]  J. Early.  Effects of Space-Charge Layer Widening in Junction Transistors , 1952, Proceedings of the IRE.

[49]  R. C. Weast.  CRC Handbook of Chemistry and Physics , 1973 .

[50]  Jin Luo,et al.  CMOS UV-writable non-volatile analog storage , 1991 .

[51]  Paul Hasler,et al.  Above Threshold pFET InjectionModeling intended for ProgrammingFloating-Gate Systems , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[52]  H. C. Card,et al.  On the temperature dependence of subthreshold currents in MOS electron inversion layers , 1979 .

[53]  Paul E. Hasler,et al.  Passgate resistance estimation based on the compact EKV model and effective mobility , 2009, 2009 IEEE International Symposium on Circuits and Systems.