A CMOS-based Neuron Circuit for Spiking Neural Networks with Memristive Synapse
暂无分享,去创建一个
[1] Jim Harkin,et al. SPANNER: A Self-Repairing Spiking Neural Network Hardware Architecture , 2018, IEEE Transactions on Neural Networks and Learning Systems.
[2] Sarma B. K. Vrudhula,et al. Demonstration of spike timing dependent plasticity in CBRAM devices with silicon neurons , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).
[3] Jennifer Hasler,et al. Finding a roadmap to achieve large neuromorphic hardware systems , 2013, Front. Neurosci..
[4] Chip-Hong Chang,et al. A low-voltage, low power STDP synapse implementation using domain-wall magnets for spiking neural networks , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).
[5] Alessandro Calderoni,et al. Neuromorphic Learning and Recognition With One-Transistor-One-Resistor Synapses and Bistable Metal Oxide RRAM , 2016, IEEE Transactions on Electron Devices.
[6] Wofgang Maas,et al. Networks of spiking neurons: the third generation of neural network models , 1997 .
[7] Nicolas Locatelli,et al. Learning through ferroelectric domain dynamics in solid-state synapses , 2017, Nature Communications.
[8] Themis Prodromakis,et al. Analog Memristive Synapse in Spiking Networks Implementing Unsupervised Learning , 2016, Front. Neurosci..
[9] Shimeng Yu,et al. A Low Energy Oxide‐Based Electronic Synaptic Device for Neuromorphic Visual Systems with Tolerance to Device Variation , 2013, Advanced materials.
[10] Byoung Hun Lee,et al. Neuromorphic Hardware System for Visual Pattern Recognition With Memristor Array and CMOS Neuron , 2015, IEEE Transactions on Industrial Electronics.
[11] Sander M. Bohte,et al. Spiking Neural Networks: Principles and Challenges , 2014, ESANN.