Low switching frequency modulation for generalized three-phase multilevel inverters geared toward Grid Codes compliance

In this paper, a generalized three-phase multilevel power inverter (MLI) structure is proposed under asymmetric configurations. The operating mode and the switching combinations are briefly exposed according to the parity of the number of direct current (DC) voltage sources in use. Subsequently, the proposed topology is evaluated in terms of commonly used factors and then benchmarked against some of the state-of the-art cascaded MLIs featuring multiple DC voltage sources (MDCS-CMLIs) while putting emphasis on the reduction of power switching devices. Moreover, a new nearest level control (NLC)-based modulation technique is designed for the purpose of better comply with some quality grid codes, namely the European EN 50160 and the International IEC 61000-2-12. The identification of the optimal control thresholds is realized by a constrained optimization algorithm (e.g., particle swarm optimization (PSO)) which is implemented in python script and validated through SIMULINK fast fourier transform (FFT) analysis tool. Lastly, the harmonic performance of the proposed technique is compared side-by-side with that of the conventional NLC scheme and exhibits significant reduction in harmonic distortion.

[1]  Frede Blaabjerg,et al.  Design and Implementation of Seventeen Level Inverter With Reduced Components , 2021, IEEE Access.

[2]  Mohamed Cherkaoui,et al.  Design and implementation of an optimized multilevel power inverter structure based on C MEX and PSPICE , 2020 .

[3]  Leopoldo García Franquelo,et al.  Selective Harmonic Mitigation Technique for High-Power Converters , 2010, IEEE Transactions on Industrial Electronics.

[4]  Natarajan Prabaharan,et al.  A comprehensive review on reduced switch multilevel inverter topologies, modulation techniques and applications , 2017 .

[5]  Frede Blaabjerg,et al.  A New Boost Switched-Capacitor Multilevel Converter With Reduced Circuit Devices , 2018, IEEE Transactions on Power Electronics.

[6]  Atif Iqbal,et al.  Selective harmonics elimination in multilevel inverter by a derivative-free iterative method under varying voltage condition. , 2019, ISA transactions.

[7]  Sanjeevikumar Padmanaban,et al.  A novel cross-connected multilevel inverter topology for higher number of voltage levels with reduced switch count , 2019, International Transactions on Electrical Energy Systems.

[8]  Vijay B. Borghate,et al.  A 21-Level Bipolar Single-Phase Modular Multilevel Inverter , 2020, J. Circuits Syst. Comput..

[9]  Bingsen Wang,et al.  Real-Time Implementation of Selective Harmonic Elimination with Seamless Dynamic Performance , 2018, 2018 IEEE Energy Conversion Congress and Exposition (ECCE).

[10]  Hossein Iman-Eini,et al.  Non-equal DC link Voltages in a Cascaded H-Bridge with a Selective Harmonic Mitigation-PWM Technique Based on the Fundamental Switching Frequency , 2017 .

[11]  Mahrous E. Ahmed,et al.  Selective harmonic elimination method for unequal DC sources of multilevel inverters , 2019, Automatika.

[12]  Subrata Banerjee,et al.  An improved SHM‐PWM scheme for three‐phase seven‐level CHB inverter to improve power quality by fulfilling CIGRE WG 36‐05 and EN 50160 and sharing equal power between the H‐bridge cells , 2019 .

[13]  Yanchao Ji,et al.  A Novel Harmonic Control Method for MMC Combining Improved Nearest Level Control and Selective Harmonic Elimination method , 2019, 2019 IEEE Energy Conversion Congress and Exposition (ECCE).

[14]  Shubhrata Gupta,et al.  Symmetrical and Asymmetrical Reduced Device Multilevel Inverter Topology , 2021, IEEE Journal of Emerging and Selected Topics in Power Electronics.

[15]  Mohammad Tavakoli Bina,et al.  Modified Multilevel Inverters With Reduced Structures Based on PackedU-Cell , 2018, IEEE Journal of Emerging and Selected Topics in Power Electronics.

[16]  Saad Mekhilef,et al.  Low Switching Frequency Based Asymmetrical Multilevel Inverter Topology With Reduced Switch Count , 2019, IEEE Access.

[17]  Mohammed Ouassaid,et al.  New power efficient seven-level inverter topology controlled by flexible nearest level modulation , 2017, 2017 International Conference on Electrical and Information Technologies (ICEIT).

[18]  Sze Sing Lee,et al.  Reduced Switch Cascaded Multilevel Inverter With New Selective Harmonic Elimination Control for Standalone Renewable Energy System , 2019, IEEE Transactions on Industry Applications.

[19]  Saad Mekhilef,et al.  Selective harmonic elimination in inverters using bio-inspired intelligent algorithms for renewable energy conversion applications: A review , 2018 .

[20]  Saad Mekhilef,et al.  A New Configurable Topology for Multilevel Inverter With Reduced Switching Components , 2020, IEEE Access.

[21]  Krishna Kumar Gupta,et al.  Multilevel Inverter Topologies With Reduced Device Count: A Review , 2016, IEEE Transactions on Power Electronics.

[22]  Saad Mekhilef,et al.  Extended Multilevel Inverter Topology With Reduced Switch Count and Voltage Stress , 2020, IEEE Access.

[23]  Leopoldo García Franquelo,et al.  A Flexible Selective Harmonic Mitigation Technique to Meet Grid Codes in Three-Level PWM Converters , 2007, IEEE Transactions on Industrial Electronics.