CMOS BRIIIGING FAULT DETECTION

This paper compares the performance of two test generation techniques, stuck fault testing and current testing, when applied to CMOS bridging faults. Accurate simulation of such faults mandated the development of several new design automation tools including an analog/digital fault simulator. The results of this simulation are then analyzed.

[1]  Randal Bryant.  A Survey of Switch-Level Algorithms , 1987, IEEE Design & Test of Computers.

[2]  Kurt Antreich,et al.  Accelerated Fault Simulation and Fault Grading in Combinational Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Yves Crouzet,et al.  Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability , 1980, IEEE Transactions on Computers.

[4]  Randal E. Bryant,et al.  COSMOS: a compiled simulator for MOS circuits , 1987, DAC '87.

[5]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[6]  Anoop Gupta.  ACE: A Circuit Extractor , 1983, 20th Design Automation Conference Proceedings.

[7]  Edward J. McCluskey,et al.  Detecting bridging faults with stuck-at test sets , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[8]  Wojciech Maly,et al.  Test generation for current testing , 1989, [1989] Proceedings of the 1st European Test Conference.

[9]  Michael H. Schulz,et al.  Advanced automatic test pattern generation and redundancy identification techniques , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[10]  Duane G. Leet,et al.  Testing CMOS VLSI: Tools, Concepts, and Experimental Results , 1985, ITC.

[11]  Wojciech Maly,et al.  Built-in current testing-feasibility study , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[12]  Franc Brglez,et al.  A framework and method for hierarchical test generation , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[13]  K. C. Y. Mei,et al.  Bridging and Stuck-At Faults , 1974, IEEE Transactions on Computers.

[14]  Yashwant K. Malaiya,et al.  A New Fault Model and Testing Technique for CMOS Devices , 1982, International Test Conference.

[15]  Wojciech Maly,et al.  Current sensing for built-in testing of CMOS circuits , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[16]  Parker,et al.  Design for Testability—A Survey , 1982, IEEE Transactions on Computers.

[17]  William H. Hayt,et al.  Engineering Circuit Analysis , 1971 .

[18]  Jacob A. Abraham,et al.  Characterization and Testing of Physical Failures in MOS Logic Circuits , 1984, IEEE Design & Test of Computers.

[19]  Glenn R. Case,et al.  Analysis of actual fault mechanisms in CMOS logic gates , 1976, DAC '76.

[20]  Walter S. Scott,et al.  The Magic VLSI Layout System , 1985 .

[21]  J. M. Soden,et al.  Electrical properties and detection methods for CMOS IC defects , 1989, [1989] Proceedings of the 1st European Test Conference.