Joint Compensation of Jitter Noise and Time-Shift Errors in Multichannel Sampling System

In high-speed analog-to-digital converters (ADCs), two main factors contribute to high power consumption. The first is the super linear relationship with the sampling rate; i.e., by doubling the sampling rate, the power consumption more than doubles. The second factor arises from the consumption of analog circuitry responsible to mitigate the jitter noise. By employing a multichannel sampling system, one can achieve high sampling rates by incorporating multiple low sampling-rate channels, which results in a linear scaling of power consumption with the number of channels. The main drawback of this system is the timing mismatch between the sampling channels. In this paper, we intend to jointly compensate the jitter noise and the timing mismatch between the channels using statistical methods. We first approximate the acquisition system and derive a stochastic model. Then, we propose an iterative maximum likelihood algorithm to estimate the parameters of the input signal. We further evaluate the Cramér-Rao lower bound (CRLB) for the estimation error to examine the proposed algorithm. Simulation results indicate that our algorithm is capable of closely following the CRLB curve for reasonable values of jitter noise and a wide range of timing mismatch errors. Moreover, it is shown that the mismatch-compensated multichannel sampling system performs almost equivalently to a single-channel high rate sampler without having its shortcomings.

[1]  Robert H. Walden,et al.  Analog-to-digital converter survey and analysis , 1999, IEEE J. Sel. Areas Commun..

[2]  Joos Vandewalle,et al.  Super-Resolution From Unregistered and Totally Aliased Signals Using Subspace Methods , 2007, IEEE Transactions on Signal Processing.

[3]  A.P. Chandrakasan,et al.  A baseband processor for impulse ultra-wideband communications , 2005, IEEE Journal of Solid-State Circuits.

[4]  Petre Stoica,et al.  MUSIC, maximum likelihood and Cramer-Rao bound , 1988, ICASSP-88., International Conference on Acoustics, Speech, and Signal Processing.

[5]  Atsushi Kurokawa,et al.  Challenge: variability characterization and modeling for 65- to 90-nm processes , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[6]  Y.-C. Jenq,et al.  Digital spectra of nonuniformly sampled signals: fundamentals and high-speed waveform digitizers , 1988 .

[7]  Shing-Chow Chan,et al.  A Novel Iterative Structure for Online Calibration of $M$-channel Time-Interleaved ADCs , 2014, IEEE Transactions on Instrumentation and Measurement.

[8]  Christian Vogel,et al.  The impact of combined channel mismatch effects in time-interleaved ADCs , 2005, IEEE Transactions on Instrumentation and Measurement.

[9]  Behzad Razavi,et al.  Design Considerations for Interleaved ADCs , 2013, IEEE Journal of Solid-State Circuits.

[10]  Cheng-Xiang Wang,et al.  Wideband spectrum sensing for cognitive radio networks: a survey , 2013, IEEE Wireless Communications.

[11]  T.H. Lee,et al.  Oscillator phase noise: a tutorial , 1999, IEEE Journal of Solid-State Circuits.

[12]  Yong Ching Lim,et al.  Recursive Filters for Time-Interleaved ADC Mismatch Compensation , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  B. Brannon Sampled Systems and the Effects of Clock Phase Noise and Jitter by , 2004 .

[14]  M El-Chammas,et al.  A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration , 2011, IEEE Journal of Solid-State Circuits.

[15]  S. Mitra,et al.  Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer , 1991 .

[16]  Vivek K. Goyal,et al.  On the Estimation of Nonrandom Signal Coefficients From Jittered Samples , 2010, IEEE Transactions on Signal Processing.

[17]  Xiao Chen,et al.  Timing Mismatch Compensation in Time-Interleaved ADCs Based on Multichannel Lagrange Polynomial Interpolation , 2011, IEEE Transactions on Instrumentation and Measurement.

[18]  Vivek K. Goyal,et al.  Efficient Parametric Signal Estimation From Samples With Location Errors , 2013, IEEE Transactions on Signal Processing.

[19]  Boris Murmann,et al.  A/D converter trends: Power dissipation, scaling and digitally assisted architectures , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[20]  Apostolis K. Salkintzis,et al.  ADC and DSP challenges in the development of software radio base stations , 1999, IEEE Wirel. Commun..

[21]  Michiel Steyaert,et al.  Speed-power-accuracy tradeoff in high-speed CMOS ADCs , 2002 .

[22]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[23]  Mario Rafael Hueda,et al.  Efficient Estimation and Correction of Mismatch Errors in Time-Interleaved ADCs , 2016, IEEE Transactions on Instrumentation and Measurement.

[24]  Gerd Vandersteen,et al.  Maximum likelihood estimator for jitter noise models [HF sampling scopes] , 2000, IEEE Trans. Instrum. Meas..

[25]  J. M. Dias Pereira,et al.  An FFT-based method to evaluate and compensate gain and offset errors of interleaved ADC systems , 2004, IEEE Transactions on Instrumentation and Measurement.

[26]  Vivek K. Goyal,et al.  Bayesian Post-Processing Methods for Jitter Mitigation in Sampling , 2010, IEEE Transactions on Signal Processing.

[27]  Fredrik Gustafsson,et al.  Blind equalization of time errors in a time-interleaved ADC system , 2005, IEEE Transactions on Signal Processing.

[28]  J. Verspecht Compensation of timing jitter-induced distortion of sampled waveforms , 1994 .

[29]  Daniel S. Weller,et al.  Mitigating Timing Noise in ADCs through Digital Post-Processing , 2008 .

[30]  Gregory W. Wornell,et al.  Blind Calibration of Timing Skew in Time-Interleaved Analog-to-Digital Converters , 2009, IEEE Journal of Selected Topics in Signal Processing.

[31]  Erik G. Larsson,et al.  Spectrum Sensing for Cognitive Radio : State-of-the-Art and Recent Advances , 2012, IEEE Signal Processing Magazine.

[32]  Gregory W. Wornell,et al.  Bandlimited signal reconstruction from noisy periodic nonuniform samples in time-interleaved ADCS , 2008, 2008 IEEE International Conference on Acoustics, Speech and Signal Processing.

[33]  Emanuele Viterbo,et al.  Signal Reconstruction Errors in Jittered Sampling , 2009, IEEE Transactions on Signal Processing.

[34]  Arash Amini,et al.  Approximateml estimator for compensation oftiming mismatch and jitter noise in TI-ADCS , 2016, 2016 24th European Signal Processing Conference (EUSIPCO).

[35]  Mikko Valkama,et al.  Frequency Response Mismatches in 4-channel Time-Interleaved ADCs: Analysis, Blind Identification, and Correction , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[36]  Franco Maloberti,et al.  Gain and offset mismatch calibration in time-interleaved multipath A/D sigma-delta modulators , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[37]  A.A. Abidi,et al.  The Path to the Software-Defined Radio Receiver , 2007, IEEE Journal of Solid-State Circuits.

[38]  Gerd Vandersteen,et al.  Maximum likelihood estimator for jitter noise models , 1999, IMTC/99. Proceedings of the 16th IEEE Instrumentation and Measurement Technology Conference (Cat. No.99CH36309).

[39]  Håkan Johansson,et al.  A Polynomial-Based Time-Varying Filter Structure for the Compensation of Frequency-Response Mismatch Errors in Time-Interleaved ADCs , 2009, IEEE Journal of Selected Topics in Signal Processing.

[40]  Upamanyu Madhow,et al.  Multi-Gigabit Communication : the ADC Bottleneck , 2009 .

[41]  Animesh Kumar On Bandlimited Signal Reconstruction From the Distribution of Unknown Sampling Locations , 2015, IEEE Transactions on Signal Processing.

[42]  Jun Shan Wang,et al.  Adaptive Calibration of Channel Mismatches in Time-Interleaved ADCs Based on Equivalent Signal Recombination , 2014, IEEE Transactions on Instrumentation and Measurement.

[43]  Joel Goodman,et al.  Polyphase Nonlinear Equalization of Time-Interleaved Analog-to-Digital Converters , 2009, IEEE Journal of Selected Topics in Signal Processing.

[44]  Haruo Kobayashi,et al.  Explicit analysis of channel mismatch effects in time-interleaved ADC systems , 2001 .

[45]  V.,et al.  On the Problem of Time Jitter in Sampling * , 1998 .

[46]  Arash Amini,et al.  Timing mismatch compensation in TI-ADCS using Bayesian approach , 2015, 2015 23rd European Signal Processing Conference (EUSIPCO).