A Predetermined LMS Digital Background Calibration Technique for Pipelined ADCs

A digital background calibration technique for pipelined analog-to-digital converters (ADCs) is proposed to correct the capacitor mismatch, finite dc gain, and nonlinearity of residue amplifiers. It divides the pipelined ADC into two equal channels and changes the decision points of sub-ADCs with a pseudorandom sequence to perform the digital background calibration. The difference between the digital outputs of the channels is used to drive the least mean square (LMS) machine to correct the mentioned errors and also the mismatch between the channels. In order to speed up the error correction, an accurate estimation for the errors is identified. The estimation is done by utilizing a piecewise linear model and a slope mismatch measurement technique in the digital domain. Behavioral simulations of a 12-bit 100-MS/s split pipelined ADC show that the convergence time of the proposed LMS calibration technique is significantly reduced in comparison with the conventional LMS algorithm for the same signal-to-noise-and-distortion ratio.

[1]  D. Richard Brown,et al.  Digital Background-Calibration Algorithm for “Split ADC” Architecture , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Marie-Minerve Louerat,et al.  Fast split background calibration for pipelined ADCs enabled by slope mismatch averaging technique , 2012 .

[3]  Ángel Rodríguez-Vázquez,et al.  Equalization-Based Digital Background Calibration Technique for Pipelined ADCs , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  B. Murmann,et al.  A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[5]  Behzad Razavi,et al.  A 12-Bit 200-MHz CMOS ADC , 2009, IEEE Journal of Solid-State Circuits.

[6]  Jianhui Wu,et al.  Digital Background Calibration Techniques for Pipelined ADC Based on Comparator Dithering , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Ding-Lan Shen,et al.  A linear-approximation technique for digitally-calibrated pipelined A/D converters , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[8]  D.A. Johns,et al.  An 11-Bit 45 MS/s Pipelined ADC With Rapid Calibration of DAC Errors in a Multibit Pipeline Stage , 2007, IEEE Journal of Solid-State Circuits.

[9]  Un-Ku Moon,et al.  Background calibration techniques for multistage pipelined ADCs with digital redundancy , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[10]  Ian Galton,et al.  Digital Background Correction of Harmonic Distortion in Pipelined ADCs , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.