Elimination algorithm: a method for fault diagnosis in combinational circuits based on an effect-cause analysis
暂无分享,去创建一个
[1] Francisco J. O. Dias. Fault Masking in Combinational Logic Circuits , 1975, IEEE Transactions on Computers.
[2] Gernot Metze,et al. On the Design of Multiple Fault Diagnosable Networks , 1971, IEEE Transactions on Computers.
[3] Zvonko G. Vranesic,et al. A Tree Representation of Combinational Networks , 1983, IEEE Transactions on Computers.
[4] Miron Abramovici. A Hierarchical, Path-Oriented Approach to Fault Diagnosis in Modular Combinational Circuits , 1982, IEEE Transactions on Computers.
[5] Melvin A. Breuer,et al. Identification of Multiple Stuck-Type Faults in Combinational Networks , 1976, IEEE Transactions on Computers.
[6] James E. Smith. On Necessary and Sufficient Conditions for Multiple Fault Undetectability , 1979, IEEE Transactions on Computers.
[7] Melvin A. Breuer,et al. Fault Diagnosis in Synchronous Sequential Circuits Based on an Effect–Cause Analysis , 1982, IEEE Transactions on Computers.
[8] Melvin A. Breuer,et al. Multiple Fault Diagnosis in Combinational Circuits Based on an Effect-Cause Analysis , 1980, IEEE Transactions on Computers.
[9] Hsien-Hsin S. Lee,et al. Redundancy Testing in Combinational Networks , 1974, IEEE Transactions on Computers.
[10] Vinod K. Agarwal,et al. Multiple Fault Testing of Large Circuits by Single Fault Test Sets , 1981, IEEE Transactions on Computers.
[11] James E. Smith. On the Existence of Combinational Logic Circuits Exhibiting Multiple Redundancy , 1978, IEEE Transactions on Computers.
[12] Vinod K. Agarwal,et al. Generic Fault Characterizations for Table Look-Up Coverage Bounding , 1980, IEEE Transactions on Computers.