Collector-base junction avalanche effects in advanced double-poly self-aligned bipolar transistors
暂无分享,去创建一个
P. Lu | T. Chen | Pong-Fei Lu
[1] James F. Ziegler,et al. Experimental evaluation of high energy ion implantation gradients for possible fabrication of a transistor pedestal collector , 1971 .
[2] P. M. Solomon,et al. Bipolar transistor design for optimized power-delay logic circuits , 1979 .
[3] E. M. Buturla,et al. Finite-element analysis of semiconductor devices: the FIELDAY program , 1981 .
[4] E. Hackbarth,et al. Methodology for bipolar process diagnosis and its application to advanced self-aligned bipolar transistors , 1987, IEEE Transactions on Electron Devices.
[5] Y. Amemiya,et al. A 20 ps/G Si Bipolar IC Using Advanced SST with Collector Ion Implantation , 1987 .
[6] H.C. de Graaff,et al. Avalanche multiplication in a compact bipolar transistor model for circuit simulation , 1988, Proceedings of the 1988 Bipolar Circuits and Technology Meeting,.
[7] Ching-Te Chuang,et al. A subnanosecond 5-kbit bipolar ECL RAM , 1988 .
[8] D.D. Tang,et al. A reduced-field design concept for high-performance bipolar transistors , 1989, IEEE Electron Device Letters.