Enhanced DSP core for embedded applications

This paper describes a set of enhancements that were implemented to a 16-bit DSP core. The added features include several instructions, extended program/data address spaces, vectored interrupts, and improved low-power operation. Embedded system development flow was reinforced with an optimizing C-compiler and a compact real-time operating system.

[1]  Heinrich Meyr,et al.  On core and more: a design perspective for system-on-chip , 1997, 1997 IEEE Workshop on Signal Processing Systems. SiPS 97 Design and Implementation formerly VLSI Signal Processing.

[2]  J. Nurmi,et al.  A new generation of parameterized and extensible DSP cores , 1997, 1997 IEEE Workshop on Signal Processing Systems. SiPS 97 Design and Implementation formerly VLSI Signal Processing.

[3]  Krithi Ramamritham,et al.  Scheduling Tasks with Resource Requirements in Hard Real-Time Systems , 1987, IEEE Transactions on Software Engineering.

[4]  Y. Be'ery,et al.  Statistical analysis as a quantitative basis for DSP architecture design , 1994, Proceedings of 1994 IEEE Workshop on VLSI Signal Processing.

[5]  John A. Stankovic,et al.  Misconceptions About Real-Time Computing , 1988, Computer.

[6]  J.A. Stankovic,et al.  Misconceptions about real-time computing: a serious problem for next-generation systems , 1988, Computer.

[7]  Jari Nurmi,et al.  A Flexible DSP Core for Embedded Systems , 1997, IEEE Des. Test Comput..