An optimum design concept for C-MOS basic logic circuits