Reconfigurable and low complexity variable digital filter design

This paper describes a reconfigurable hardware Implementation for variable low pass, high pass, band pass and band stop FIR filters. The proposed implementation is based on a MUX based structure for various tap selection, and LUT based approach to select required configurations for each responses .In this way the arithmetic complexity will be reduced. The warped filters, obtained by replacing each unit delay of a digital filter with an all-pass filter, which are widely used for various phase shifting and time delay applications. However, warped filters require first-order and second order all-pass transformation to obtain variable low-pass or high-pass responses, band pass or band stop responses. Here we combine warped filters with the coefficient decimation technique. The proposed architecture is verified through functional verification with the filter coefficients or filter structure.

[1]  Jie Zhang,et al.  A high-speed, programmable, CSD coefficient FIR filter , 2002, IEEE Trans. Consumer Electron..

[2]  Yongzhi Liu,et al.  On the Applications of the Frequency-Response Masking Technique in Array Beamforming , 2006 .

[3]  Tian-Bo Deng,et al.  Hybrid Structures for Low-Complexity Variable Fractional-Delay FIR Filters , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Sanjit K. Mitra,et al.  Warped discrete-Fourier transform: Theory and applications , 2001 .

[5]  Min Hao,et al.  A high-speed, programmable, CSD coefficient FIR filter , 2001, ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No.01TH8549).

[7]  Shing-Chow Chan,et al.  A new method for designing FIR filters with variable characteristics , 2004, IEEE Signal Processing Letters.

[8]  A. Prasad Vinod,et al.  New Reconfigurable Architectures for Implementing FIR Filters With Low Complexity , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  S. Badave Multiplierless FIR Filter Implementation on FPGA , 2012 .

[10]  Oscar Gustafsson,et al.  Linear Programming Design of Coefficient Decimation FIR Filters , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Håkan Johansson,et al.  Minimax design of adjustable-bandwidth linear-phase FIR filters , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Tzi-Dar Chiueh,et al.  A Low-Power Digit-Based Reconfigurable FIR Filter , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Aviral Shrivastava,et al.  Fast and energy-efficient constant-coefficient FIR filters using residue number system , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.