论文信息 - Strain for CMOS performance improvement

Strain for CMOS performance improvement

Device improvement with strain engineering is considered a way to enhance the carrier mobility. Several stress-transfer techniques (such as etch-stop liner, stress transfer technique, e-SiGe) using extra integration process into an existing baseline process is demonstrated. In addition, new preparation techniques of strained-Si surface (e.g. biaxial tensile stress) and different substrate orientation to enhance mobility are introduced. The challenges and vitality of each method are discussed and compared. In addition, we highlight how the stress oriented from the layout geometry affects the device electrical behavior. The issues and improvement in the circuit level device modeling are discussed.

[1] R. Chau,et al. A 90-nm logic technology featuring strained-silicon , 2004, IEEE Transactions on Electron Devices.

[2] Hisashi Hara,et al. Mobility Anisotropy of Electrons in Inversion Layers on Oxidized Silicon Surfaces , 1971 .

[3] P. Solomon,et al. Six-band k⋅p calculation of the hole mobility in silicon inversion layers: Dependence on surface orientation, strain, and silicon thickness , 2003 .