Co-Optimization and Analysis of Signal, Power, and Thermal Interconnects in 3-D ICs

Heat removal and power delivery have become two major reliability concerns in 3-D integrated circuit (IC) technology. To alleviate thermal problem, two possible solutions have been proposed: thermal-through-silicon-vias (T-TSVs) and micro-fluidic channel (MFC)-based cooling. In case of power delivery, a complex power distribution network is required to deliver currents reliably to all parts of the 3-D IC while suppressing the power supply noise to an acceptable level. However, these thermal and power networks pose major challenges in signal routability and congestion. This is because signal, power, and thermal interconnects are all competing for routing space, and the related TSVs interfere with gates and wires in each die. We present a co-optimization methodology for signal, power, and thermal interconnects in 3-D ICs based on design of experiments (DOE) and response surface methodology (RSM). The goal of our holistic approach is to improve signal, thermal, and power noise metrics and to provide fast and accurate design space exploration for early design stage. We also provide an in-depth comparison between T-TSV versus MFC-based cooling method and discuss how to employ DOE and RSM techniques to co-optimize the interconnects. Our DOE-based optimization found the optimal design point with less effort than a gradient search-based optimization.

[1]  Rolf Drechsler,et al.  Design of experiments in CAD: context and new data sets for ISCAS'99 , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[2]  Sachin S. Sapatnekar,et al.  Placement of thermal vias in 3-D ICs using various thermal objectives , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Albert E. Ruehli,et al.  The modified nodal approach to network analysis , 1975 .

[4]  Jason Cong,et al.  Thermal-driven multilevel routing for 3-D ICs , 2005, Asia and South Pacific Design Automation Conference.

[5]  J.D. Meindl,et al.  Integrated thermal-fluidic I/O interconnects for an on-chip microchannel heat sink , 2006, IEEE Electron Device Letters.

[6]  P. John.  Statistical Design and Analysis of Experiments , 1971 .

[7]  James S. Dunn,et al.  Through-silicon vias enable next-generation SiGe power amplifiers for wireless communications , 2008, IBM J. Res. Dev..

[8]  Sung Kyu Lim,et al.  Multi-functional interconnect co-optimization for fast and reliable 3D stacked ICs , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[9]  Sungjun Im,et al.  Integrated Microchannel Cooling for Three-Dimensional Electronic Circuit Architectures , 2005 .

[10]  R. H. Myers,et al.  Response Surface Methodology: Process and Product Optimization Using Designed Experiments , 1995 .

[11]  Ying Chen,et al.  Microarchitecture-aware floorplanning using a statistical design of experiments approach , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[12]  Douglas C. Montgomery,et al.  Response Surface Methodology: Process and Product Optimization Using Designed Experiments , 1995 .

[13]  Sung Kyu Lim,et al.  Thermal-aware steiner routing for 3D stacked ICs , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[14]  Muhannad S. Bakir,et al.  Revolutionary NanoSilicon Ancillary Technologies for Ultimate-Performance Gigascale Systems , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[15]  Danny C. Sorensen,et al.  Large power grid analysis using domain decomposition , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[16]  J. I.  The Design of Experiments , 1936, Nature.

[17]  Sung Kyu Lim,et al.  3D Floorplanning with Thermal Vias , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[18]  Sung Kyu Lim,et al.  A study of Through-Silicon-Via impact on the 3D stacked IC layout , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[19]  B. Bowerman.  Statistical Design and Analysis of Experiments, with Applications to Engineering and Science , 1989 .

[20]  Juin J. Liou,et al.  Development of robust interconnect model based on design of experiments and multiobjective optimization , 2001 .

[21]  G. Derringer,et al.  Simultaneous Optimization of Several Response Variables , 1980 .

[22]  G. Box,et al.  Some New Three Level Designs for the Study of Quantitative Variables , 1960 .

[23]  S. Patankar.  Numerical Heat Transfer and Fluid Flow , 2018, Lecture Notes in Mechanical Engineering.

[24]  Sachin S. Sapatnekar,et al.  Thermal via placement in 3D ICs , 2005, ISPD '05.

[25]  Sung Kyu Lim,et al.  Edge separability based circuit clustering with application to circuit partitioning , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[26]  Sung Kyu Lim,et al.  Thermal Characterization of Interlayer Microfluidic Cooling of Three-Dimensional Integrated Circuits With Nonuniform Heat Flux , 2010 .

[27]  Sung Kyu Lim,et al.  Through-silicon-via management during 3D physical design: When to add and how many? , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[28]  J. Meindl,et al.  A 3D-IC Technology with Integrated Microchannel Cooling , 2008, 2008 International Interconnect Technology Conference.

[29]  R. Pease,et al.  High-performance heat sinking for VLSI , 1981, IEEE Electron Device Letters.

[30]  Sachin S. Sapatnekar,et al.  Temperature-aware routing in 3D ICs , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[31]  Gang Huang,et al.  Compact Physical Models for Power Supply Noise and Chip/Package Co-Design of Gigascale Integration , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.