Simulation and Analysis of DIT FFT Algorithm for Spartan 3 FPGA

The Fast Fourier Transform (FFT) and its Inverse (IFFT) is one of the most widely used algorithms in digital signal processing. Using this transform, signals can be moved to the frequency domain where filtering and correlation can be performed with fewer operations. The Fast Fourier Transform (FFT) algorithm reduces the computation time of the Fourier transform by orders of magnitude. This permits the implementation of increasingly sophisticated signal processing algorithms with processing times that allowed interaction with the system. FFT is a fundamental building block used in DSP system. It has been widely applied in the analysis and implementation of digital communication systems, with application ranging from OFDM based digital modems, software defined radio, phase correlation system.

[1]  Tughrul Arslan,et al.  FFT coefficient memory reduction technique for OFDM applications , 2002, 2002 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[2]  M. Eladawy,et al.  Efficient FPGA implementation of FFT/IFFT Processor , 2009 .

[3]  E. V. Jones,et al.  A pipelined FFT processor for word-sequential data , 1989, IEEE Trans. Acoust. Speech Signal Process..

[4]  C. K. Yuen,et al.  Theory and Application of Digital Signal Processing , 1978, IEEE Transactions on Systems, Man, and Cybernetics.

[5]  Pedro Gómez-Vilda,et al.  A portable hardware design of a FFT algorithm , 2007 .

[6]  John G. Proakis,et al.  Digital Signal Processing: Principles, Algorithms, and Applications , 1992 .

[7]  J. Tukey,et al.  An algorithm for the machine calculation of complex Fourier series , 1965 .

[8]  Mats Torkelson,et al.  A new approach to pipeline FFT processor , 1996, Proceedings of International Conference on Parallel Processing.

[9]  Stephen A. Dyer,et al.  Digital signal processing , 2018, 8th International Multitopic Conference, 2004. Proceedings of INMIC 2004..

[10]  Bin Zhou,et al.  Implementations and Optimizations of Pipeline FFTs on Xilinx FPGAs , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.

[11]  Bevan M. Baas,et al.  A low-power, high-performance, 1024-point FFT processor , 1999, IEEE J. Solid State Circuits.