FPGA Based Real-Time Processing Architecture for Recurrent Neural Network

A field programmable gate array (FPGA)-based real-time processing architecture for recurrent neural network (RNN) is proposed and presented; the proposed FPGA processing architecture is based on echo state network (ESN) and can get the output weights of RNN in real-time. The proposed architecture and the performance have been verified on an Altera FPGA chip. Experimental results show that the real-time hardware RNN can be trained to recognize different duty cycles of the input signal. We also performed experiments to investigate the ESN demand for resources and systems convergence in FPGA.

[1]  Christof Teuscher,et al.  Memristor-based reservoir computing , 2012, 2012 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[2]  Miquel L. Alomar,et al.  Low-cost hardware implementation of Reservoir Computers , 2014, 2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS).

[3]  Francis R. Bach,et al.  Adaptivity of averaged stochastic gradient descent to local strong convexity for logistic regression , 2013, J. Mach. Learn. Res..

[4]  Mantas Lukosevicius,et al.  A Practical Guide to Applying Echo State Networks , 2012, Neural Networks: Tricks of the Trade.

[5]  Herbert Jaeger,et al.  Reservoir computing approaches to recurrent neural network training , 2009, Comput. Sci. Rev..