Compact substrate models for efficient noise coupling and signal isolation analysis

Current propagation within a lightly doped substrate is approximated with a half-ellipse to efficiently estimate substrate resistances. As opposed to existing work, the proposed model contains only one fitting parameter. Compact models are also developed to determine the isolation efficiency of several commonly used structures such as a guard ring and triple well. The accuracy of these models is verified by comparing the models with a commercial substrate extraction tool based on a boundary element method. These models are used to compare several isolation structures within an industrial mixed-signal circuit with a lightly doped substrate.

[1]  Terri S. Fiez,et al.  A comprehensive geometry-dependent macromodel for substrate noise coupling in heavily doped CMOS processes , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[2]  R.W. Dutton,et al.  Synthesized Compact Models and Experimental Verifications for Substrate Noise Coupling in Mixed-Signal ICs , 2006, IEEE Journal of Solid-State Circuits.

[3]  N. P. van der Meijs,et al.  Fast computation of substrate resistances in large circuits , 1996, Proceedings ED&TC European Design and Test Conference.

[4]  Ali Afzali-Kusha,et al.  Substrate Noise Coupling in SoC Design: Modeling, Avoidance, and Validation , 2006, Proceedings of the IEEE.

[5]  Rob A. Rutenbar,et al.  Addressing substrate coupling in mixed-mode ICs: simulation and power distribution synthesis , 1994, IEEE J. Solid State Circuits.

[6]  Shoichi Masui,et al.  Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits , 1993 .

[7]  Kartikeya Mayaram,et al.  A physical and analytical model for substrate noise coupling analysis , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[8]  P. R. Gray,et al.  Computer simulation of integrated circuits in the presence of electrothermal interaction , 1976 .

[9]  Jonathan M. Borwein,et al.  Modular Equations and Approximations to π , 2000 .

[10]  Robert G. Meyer,et al.  Modeling and analysis of substrate coupling in integrated circuits , 1996 .

[11]  N. P. van der Meijs,et al.  Boundary element methods for 3D capacitance and substrate resistance calculations in inhomogeneous media in a VLSI layout verification package , 1994 .

[12]  Emre Salman,et al.  Methodology for Efficient Substrate Noise Analysis in Large-Scale Mixed-Signal Circuits , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Hannu Tenhunen,et al.  Modeling and analysis of substrate coupled noise in pipelined data converters , 2000, 2000 Southwest Symposium on Mixed-Signal Design (Cat. No.00EX390).

[14]  T.S. Fiez,et al.  A scalable substrate noise coupling model for design of mixed-signal IC's , 2000, IEEE Journal of Solid-State Circuits.

[15]  Xavier Aragones,et al.  Experimental comparison of substrate noise coupling using different wafer types , 1999 .