Hardware-Software Codesign

Inhaltsverzeichnis 1 Einleitung 1 1.

[1]  Alfred V. Aho,et al.  Code generation using tree matching and dynamic programming , 1989, ACM Trans. Program. Lang. Syst..

[2]  Jörg Henkel,et al.  A framework for estimation and minimizing energy dissipation of embedded HW/SW systems , 1998, DAC.

[3]  Kurt Keutzer,et al.  Storage assignment to decrease code size , 1995, PLDI '95.

[4]  Andrew Wolfe,et al.  Executing compressed programs on an embedded RISC architecture , 1992, MICRO.

[5]  H. Meyr,et al.  Compiled HW/SW co-simulation , 1996, 33rd Design Automation Conference Proceedings, 1996.

[6]  L. Geppert.  High-flying DSP architectures , 1998 .

[7]  Andrew Birrell,et al.  Implementing Remote procedure calls , 1983, SOSP '83.

[8]  Kunle Olukotun,et al.  Emulation and Prototyping Of Digital Systems , 1996 .

[9]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[10]  Edward A. Lee,et al.  DSP Processor Fundamentals , 1997 .

[11]  C. A. R. Hoare,et al.  Communicating sequential processes , 1978, CACM.

[12]  R.K. Gupta,et al.  System-level synthesis using re-programmable components , 1992, [1992] Proceedings The European Conference on Design Automation.

[13]  Kurt Keutzer,et al.  Code density optimization for embedded DSP processors using data compression techniques , 1995, Proceedings Sixteenth Conference on Advanced Research in VLSI.

[14]  Jonathan Rose,et al.  CALL FOR ARTICLES IEEE Design & Test of Computers Special Issue on Microprocessors , 1996 .

[15]  Sharad Malik,et al.  Optimal code generation for embedded memory non-homogeneous register architectures , 1995 .

[16]  Tam-Anh Chu.  On the models for designing VLSI asynchronous digital systems , 1986, Integr..

[17]  Luciano Lavagno,et al.  Models and methods for HW/SW intellectual property interfacing , 1999 .

[18]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[19]  Gérard Berry,et al.  The Esterel Synchronous Programming Language: Design, Semantics, Implementation , 1992, Sci. Comput. Program..

[20]  M. Kozuch,et al.  Compression of embedded system programs , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[21]  Jürgen Teich,et al.  Domain-specific interface generation from dataflow specifications , 1998, Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98).

[22]  Robert A. Walker,et al.  An exact methodology for scheduling in a 3D design space , 1995 .

[23]  Rajesh K. Gupta,et al.  RATAN: A tool for rate analysis and rate constraint debugging for embedded systems , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[24]  James A. Storer,et al.  Data compression via textual substitution , 1982, JACM.

[25]  Sharad Malik,et al.  A Retargetable Compilation Methodology for Embedded Digital Signal Processors Using a Machine-Dependent Code Optimization Library , 1999, Des. Autom. Embed. Syst..

[26]  Daniel Gajski,et al.  System clock estimation based on clock slack minimization , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[27]  R. Esser,et al.  An object oriented Petri net language for embedded system design , 1997, Proceedings Eighth IEEE International Workshop on Software Technology and Engineering Practice incorporating Computer Aided Software Engineering.

[28]  Robert W. Brodersen,et al.  Design of system interface modules , 1992, ICCAD.

[29]  Frank Vahid,et al.  Incremental hardware estimation during hardware/software functional partitioning , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[30]  Thomas Lengauer,et al.  Combinatorial algorithms for integrated circuit layout , 1990, Applicable theory in computer science.

[31]  Alberto L. Sangiovanni-Vincentelli,et al.  Automatic synthesis of interfaces between incompatible protocols , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[32]  Cristina Silvano,et al.  Power estimation of embedded systems: a hardware/software codesign approach , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[33]  Jürgen Teich,et al.  Interfacing Hardware and Software , 1998, FPL.

[34]  Rajiv Jain,et al.  Area-time model for synthesis of non-pipelined designs , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[35]  Chung-Kuan Cheng,et al.  Ratio cut partitioning for hierarchical designs , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[36]  Gert Goossens,et al.  Chess: retargetable code generation for embedded DSP processors , 1994, Code Generation for Embedded Processors.

[37]  Pierre Marchal,et al.  Field-programmable gate arrays , 1999, CACM.

[38]  Heiko Hubert,et al.  A Survey of HW/SW Cosimulation Techniques and Tools , 1998 .

[39]  Carl Ebeling,et al.  Mesh routing topologies for multi-FPGA systems , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[40]  Daniel D. Gajski,et al.  High ― Level Synthesis: Introduction to Chip and System Design , 1992 .

[41]  Ralf Niemann.  Hardware, software co-design for data flow dominated embedded systems , 1998 .

[42]  Donald E. Thomas,et al.  Architectural partitioning for system level synthesis of integrated circuits , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[43]  Maria Freericks,et al.  The nml machine description formalism , 1991 .

[44]  Daniel Gajski,et al.  Architectural tradeoffs in synthesis of pipelined controls , 1993, Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference.

[45]  Nicolas Halbwachs,et al.  Synchronous Programming of Reactive Systems , 1992, CAV.

[46]  Frank Vahid,et al.  System specification with the SpecCharts language , 1992, IEEE Design & Test of Computers.

[47]  Kenneth Steiglitz,et al.  Combinatorial Optimization: Algorithms and Complexity , 1981 .

[48]  Brian W. Kernighan,et al.  An efficient heuristic procedure for partitioning graphs , 1970, Bell Syst. Tech. J..

[49]  Russell Greiner,et al.  PALO: A Probabilistic Hill-Climbing Algorithm , 1996, Artif. Intell..

[50]  Ahmed Amine Jerraya,et al.  Synthesis Steps and Design Models for Codesign , 1995, Computer.

[51]  Daniel C. Hyde.  Introduction to the Programming Language Occam , 1995 .

[52]  Chang Yun Park,et al.  Predicting deterministic execution times of real-time programs , 1992 .

[53]  Giovanni De Micheli,et al.  A co-synthesis approach to embedded system design automation , 1996, Des. Autom. Embed. Syst..

[54]  Sharad Malik,et al.  Performance analysis of embedded software using implicit path enumeration , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[55]  A. Hugo.  A Hardware Implementation of Pure Esterel , 1991 .

[56]  Pierre G. Paulin,et al.  Flexware: A flexible firmware development environment for embedded systems , 1994, Code Generation for Embedded Processors.

[57]  Jörg Henkel,et al.  Hardware-software cosynthesis for microcontrollers , 1993, IEEE Design & Test of Computers.

[58]  Stephen A. Edwards,et al.  Design of embedded systems: formal models, validation, and synthesis , 1997, Proc. IEEE.

[59]  Tommaso Bolognesi,et al.  Tableau methods to describe strong bisimilarity on LOTOS processes involving pure interleaving and enabling , 1994, FORTE.

[60]  V. Lazarov,et al.  Discrete-event simulation of parallel machines , 1997, Proceedings of IEEE International Symposium on Parallel Algorithms Architecture Synthesis.

[61]  A. Jain,et al.  A hardware-software co-simulator for embedded system design and debugging , 1995, ASP-DAC '95.

[62]  James A. Rowson,et al.  Hardware / Software Co-Simulation , 2000 .

[63]  J. A. Rowson,et al.  Blocking in a system on a chip , 1996 .

[64]  David Harel,et al.  Statecharts: A Visual Formalism for Complex Systems , 1987, Sci. Comput. Program..

[65]  R. M. Mattheyses,et al.  A Linear-Time Heuristic for Improving Network Partitions , 1982, 19th Design Automation Conference.

[66]  Wayne Wolf,et al.  Hardware/Software Co-Design: Principles and Practice , 1997 .

[67]  Anant Agarwal,et al.  Virtual wires: overcoming pin limitations in FPGA-based logic emulators , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[68]  Donatella Sciuto,et al.  Partitioning and Exploration Strategies in the TOSCA Co-Design Flow , 1996, CODES.

[69]  Michael C. McFarland.  Using bottom-up design techniques in the synthesis of digital hardware from abstract behavioral descriptions , 1986, DAC.

[70]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[71]  Stephen Anthony Blythe.  Design space exploration in high-level synthesis , 1998 .

[72]  Frank Vahid,et al.  SpecSyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[73]  Alexander D. Stoyen,et al.  Real-Time Euclid: A language for reliable real-time systems , 1989, IEEE Transactions on Software Engineering.

[74]  Donatella Sciuto,et al.  Co-synthesis and co-simulation of control-dominated embedded systems , 1996, Des. Autom. Embed. Syst..

[75]  Giovanni De Micheli,et al.  Hardware-software cosynthesis for digital systems , 1993, IEEE Design & Test of Computers.

[76]  S. C. Johnson.  Hierarchical clustering schemes , 1967, Psychometrika.

[77]  Michael C. McFarland,et al.  Incorporating bottom-up design into hardware synthesis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[78]  Balakrishnan Krishnamurthy,et al.  An Improved Min-Cut Algonthm for Partitioning VLSI Networks , 1984, IEEE Transactions on Computers.

[79]  Giovanni De Micheli,et al.  Partitioning of functional models of synchronous digital systems , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[80]  Jianwen Zhu,et al.  Specification and Design of Embedded Systems , 1998, Informationstechnik Tech. Inform..

[81]  Alice C. Parker,et al.  MAHA: A Program for Datapath Synthesis , 1986, DAC 1986.

[82]  Rainer Leupers,et al.  Retargetable Code Generation for Digital Signal Processors , 1997, Springer US.

[83]  Joseph Varghese,et al.  An efficient logic emulation system , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[84]  Mohamed Abid,et al.  A unified model for co-simulation and co-synthesis of mixed hardware/software systems , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[85]  Gaetano Borriello,et al.  The Chinook hardware/software co-synthesis system , 1995 .

[86]  Sharad Malik,et al.  Power analysis of embedded software: a first step towards software power minimization , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[87]  Luciano Lavagno,et al.  Algorithms for Synthesis and Testing of Asynchronous Circuits , 1993 .

[88]  Anne-Kathrin Lauer.  Literaturverzeichnis. , 1935, Die Nichtangriffsverpflichtung im deutschen und europäischen Kartellrecht.