A programmable focal-plane MIMD image processor chip

An 80/spl times/78 pixels vision chip for focal-plane image processing is presented. The chip employs a Multiple-Instruction-Multiple-Data (MIMD) architecture to provide five spatially processed images in parallel. The size, configuration, and coefficients of the spatial kernels are programmable. The chip's architecture allows the photoreceptor cells to be small and parked densely by performing all computations on the read-out, away from the array. The processing core uses digitally programmed current-mode analog computation. Operating at 9.6 K frames/s in 800-lux ambient light, the chip consumes 4 mW from a 2.5-V power supply. Performing 11/spl times/11 spatial convolutions, an equivalent computation (5.5 bit scale-accumulate) rate of 12.4 GOPS/mW is achieved using 22 mm/sup 2/ in a 1.2-/spl mu/m CMOS process. The application of the chip to line-segment orientation detection is also presented.

[1]  Larry H. Matthies,et al.  Multiresolution image sensor , 1997, IEEE Trans. Circuits Syst. Video Technol..

[2]  Andreas G. Andreou,et al.  A Contrast Sensitive Silicon Retina with Reciprocal Synapses , 1991, NIPS.

[3]  Hyun Man Chang,et al.  An efficient programmable 2-D convolver chip , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[4]  Carver A. Mead.  A Sensitive Electronic Photoreceptor , 1985 .

[5]  Toshiro Kubota,et al.  Computation of Orientational Filters for Real-time Computer Vision Problems III: Steerable System and VLSI Architecture , 1997, Real Time Imaging.

[6]  Bedrich J. Hosticka,et al.  Single-chip CMOS image sensors for a retina implant system , 1999 .

[7]  John F. Canny,et al.  A Computational Approach to Edge Detection , 1986, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[8]  E. Fossum,et al.  CMOS active pixel image sensors for highly integrated imaging systems , 1997, IEEE J. Solid State Circuits.

[9]  Chung-Yu Wu,et al.  The design of rotation-invariant pattern recognition using the silicon retina , 1997, IEEE J. Solid State Circuits.

[10]  Ángel Rodríguez-Vázquez,et al.  A 0.8-μm CMOS two-dimensional programmable mixed-signal focal-plane array processor with on-chip binary imaging and instructions storage , 1997, IEEE J. Solid State Circuits.

[11]  W. Yang.  A charge coupled device architecture for on focal plane image signal processing , 1989, International Symposium on VLSI Technology, Systems and Applications,.

[12]  Charles Sodini,et al.  Integrated memory/logic architecture for image processing , 1998, Proceedings Eleventh International Conference on VLSI Design.

[13]  Jan Van der Spiegel,et al.  A silicon VLSI optical sensor for image decomposition , 1998 .

[14]  Eric A. Vittoz,et al.  An integrated cortical layer for orientation enhancement , 1997 .

[15]  Kwabena Boahen,et al.  Retinomorphic chips that see quadruple images , 1999, Proceedings of the Seventh International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems.

[16]  Kang-Cheng Lin,et al.  Active hollow four quadrant orientation detector array for application to pattern recognition , 1995 .

[17]  Marc Tremblay,et al.  Mixed-signal VLSI Architecture for Real-Time Computer Vision , 1997, Real Time Imaging.

[18]  Bing J. Sheu,et al.  Biologically inspired image sensor/processor architecture with 2D cellular neural network for vision , 1998, 1998 IEEE International Joint Conference on Neural Networks Proceedings. IEEE World Congress on Computational Intelligence (Cat. No.98CH36227).

[19]  Jan Van der Spiegel,et al.  A silicon VLSI optical sensor for pattern recognition , 1994 .