Thermal management of 3D IC integration with TSV (through silicon via)

Thermal performances of 3D stacked TSV (through silicon via) chips filled with copper are investigated based on heat-transfer CFD (computational fluid dynamic) analyses. Emphases are placed on the determination of (1) empirical equations for the equivalent thermal conductive of chips with various copper-filled TSV diameters, pitches, and aspect ratios, (2) the junction temperature and thermal resistance of 3D stacking of up to 8 TSV chips, and (3) the effect of thickness of the TSV chip on its hot spot temperature. Useful design charts and guidelines are provided for engineering practice convenient.

[1]  Allan D. Kraus,et al.  Thermal Analysis and Control of Electronic Equipment , 1983 .

[2]  Nobuo Hayasaka,et al.  Silicon interposer technology for high-density package , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[3]  Sung Kyu Lim,et al.  Effective thermal via and decoupling capacitor insertion for 3D system-on-package , 2006, 56th Electronic Components and Technology Conference 2006.

[4]  S.L. Wright,et al.  3-D Silicon Integration and Silicon Packaging Technology Using Silicon Through-Vias , 2006, IEEE Journal of Solid-State Circuits.

[5]  Heeseok Lee,et al.  Power Delivery Network Design for 3D SIP Integrated over Silicon Interposer Platform , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[6]  T. Kurihara,et al.  Silicon interposer with TSVs (Through Silicon Vias) and fine multilayer wiring , 2008, 2008 58th Electronic Components and Technology Conference.

[7]  John H. Lau,et al.  Fabrication of silicon carriers with TSV electrical interconnections and embedded thermal solutions for high power 3-D package , 2008, ECTC 2008.

[8]  D. Pinjala,et al.  Fabrication of Silicon Carriers With TSV Electrical Interconnections and Embedded Thermal Solutions for High Power 3-D Packages , 2009, IEEE Transactions on Components and Packaging Technologies.

[9]  Paul S. Andry,et al.  Fabrication and characterization of robust through-silicon vias for silicon-carrier applications , 2008, IBM J. Res. Dev..

[10]  Jing Li,et al.  Design and analysis of 3D stacked optoelectronics on optical printed circuit boards , 2008, SPIE OPTO.

[11]  M. Olivo,et al.  Influence of optical probe packaging on a 3D MEMS scanning micro-mirror for optical coherence tomography (OCT) applications , 2008, 2008 58th Electronic Components and Technology Conference.

[12]  B. Dang,et al.  3D silicon integration , 2008, 2008 58th Electronic Components and Technology Conference.

[13]  S. Yoon,et al.  High RF performance TSV silicon carrier for high frequency application , 2008, 2008 58th Electronic Components and Technology Conference.

[14]  K. Vaidyanathan,et al.  Nonlinear thermal stress/strain analyses of copper filled TSV (through silicon via) and their flip-chip microbumps , 2008, 2008 58th Electronic Components and Technology Conference.

[15]  V. Lee,et al.  Development of 3D silicon module with TSV for system in packaging , 2008, 2008 58th Electronic Components and Technology Conference.

[16]  T. Kurihara,et al.  A Silicon interposer BGA package with Cu-filled TSV and multi-layer Cu-plating interconnect , 2008, 2008 58th Electronic Components and Technology Conference.

[17]  J. Lau,et al.  A novel, wafer-level stacking method for low-chip yield and non-uniform, chip-size wafers for MEMS and 3D SIP applications , 2008, 2008 58th Electronic Components and Technology Conference.

[18]  Xiaowu Zhang,et al.  Development of 3-D Silicon Module With TSV for System in Packaging , 2010, IEEE Transactions on Components and Packaging Technologies.