Mobility Scaling in Short-Channel Length Strained Ge-on-Insulator P-MOSFETs
暂无分享,去创建一个
A. Majumdar | S.J. Koester | D.K. Sadana | S.W. Bedell | K. Fogel | J.A. Ott | J. Arnold
[1] S. Narasimha,et al. Hole Transport in Nanoscale p-type MOSFET SOI Devices with High Strain , 2007, 2007 65th Annual Device Research Conference.
[2] S. Narasimha,et al. (110) channel, SiON gate-dielectric PMOS with record high Ion=1 mA/μm through channel stress and source drain external resistance (Rext) engineering , 2007, 2007 IEEE International Electron Devices Meeting.
[3] R. Chau,et al. A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging , 2007, 2007 IEEE International Electron Devices Meeting.
[4] M. Heyns,et al. High-Performance Deep Submicron Ge pMOSFETs With Halo Implants , 2007, IEEE Transactions on Electron Devices.
[5] M. Lee,et al. Strained Si, SiGe, and Ge channels for high-mobility metal-oxide-semiconductor field-effect transistors , 2005 .
[6] W. Bai,et al. Epitaxial strained germanium p-MOSFETs with HfO/sub 2/ gate dielectric and TaN gate electrode , 2003, IEEE International Electron Devices Meeting 2003.
[7] S. Narasimha,et al. High Performance 45-nm SOI Technology with Enhanced Strain, Porous Low-k BEOL, and Immersion Lithography , 2006, 2006 International Electron Devices Meeting.
[8] L. Hitt,et al. p-channel germanium MOSFETs with high channel mobility , 1989, IEEE Electron Device Letters.
[9] S. Narasimha,et al. Low field mobility characteristics of sub-100 nm unstrained and strained Si MOSFETs , 2002, Digest. International Electron Devices Meeting,.
[10] Ying Zhang,et al. Selectively formed high mobility strained Ge PMOSFETs for high performance CMOS , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[11] K. Suzuki,et al. High Performance 60 nm Gate Length Germanium p-MOSFETs with Ni Germanide Metal Source/Drain , 2007, 2007 IEEE International Electron Devices Meeting.