Nanoscale resistive switches: devices, fabrication and integration

With CMOS scaling approaching its limits, there is a great need for advancements in novel devices, disruptive fabrication technologies, advanced materials and alternative computer architectures for future nanoelectronic systems. The emergence of memristive devices is one of promising solutions for the post-CMOS era. In this paper, we first introduce the fabrication of transition metal oxide based memristor cross-bars using nanoimprint lithography (NIL). The fabrication technique is further improved by using only one NIL step, reducing the fabrication efforts and improving the device performance. With shadow evaporation, a host of devices such as 2-terminal lateral memristors and 3-terminal memristive devices (memistors) are also demonstrated. By building memristor cross-bar arrays on foundry-made CMOS substrates using NIL, we have implemented hybrid nano/CMOS architecture. This hybrid chip provides an FPGA-like functionality with reconfigurable memristors defining data paths to wire logic gates into digital circuits. Future trends and issues with fabrication of memristive devices are also briefly discussed.

[1]  Judy S. DeLoache,et al.  Mindful of symbols. , 2005, Scientific American.

[2]  L.O. Chua,et al.  Memristive devices and systems , 1976, Proceedings of the IEEE.

[3]  Jan Haisma,et al.  Mold‐assisted nanolithography: A process for reliable pattern replication , 1996 .

[4]  R Stanley Williams,et al.  Vapor-phase self-assembled monolayer for improved mold release in nanoimprint lithography. , 2005, Langmuir : the ACS journal of surfaces and colloids.

[5]  Warren Robinett,et al.  On the integration of memristors with CMOS using nanoimprint lithography , 2009, Advanced Lithography.

[6]  F. A. Smidt Use of ion beam assisted deposition to modify the microstructure and properties of thin films , 1990 .

[7]  G. I. Meijer,et al.  Who Wins the Nonvolatile Memory Race? , 2008, Science.

[8]  L. Chua Memristor-The missing circuit element , 1971 .

[9]  Bernard Choi,et al.  Step and flash imprint lithography: a new approach to high-resolution patterning , 1999, Advanced Lithography.

[10]  R. Waser,et al.  Nanoionics-based resistive switching memories. , 2007, Nature materials.

[11]  John Paul Strachan,et al.  Diffusion of Adhesion Layer Metals Controls Nanoscale Memristive Switching , 2010, Advanced materials.

[12]  Gregory S. Snider,et al.  ‘Memristive’ switches enable ‘stateful’ logic operations via material implication , 2010, Nature.

[13]  S. Chou,et al.  Imprint Lithography with 25-Nanometer Resolution , 1996, Science.

[14]  D. Strukov,et al.  CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices , 2005 .

[15]  Dmitri B Strukov,et al.  Four-dimensional address topology for circuits with stacked multilayer crossbar arrays , 2009, Proceedings of the National Academy of Sciences.

[16]  Warren Robinett,et al.  Memristor-CMOS hybrid integrated circuits for reconfigurable logic. , 2009, Nano letters.

[17]  J. A. Liddle,et al.  One-kilobit cross-bar molecular memory circuits at 30-nm half-pitch fabricated by nanoimprint lithography , 2005 .

[18]  R. Williams,et al.  Nano/CMOS architectures using a field-programmable nanowire interconnect , 2007 .

[19]  Xinman Chen,et al.  Resistive switching behavior of Pt/Mg0.2Zn0.8O/Pt devices for nonvolatile memory applications , 2008 .

[20]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[21]  D. Stewart,et al.  The missing memristor found , 2008, Nature.

[22]  Qiangfei Xia,et al.  Self-aligned memristor cross-point arrays fabricated with one nanoimprint lithography step. , 2010, Nano letters.

[23]  J. Yang,et al.  Memristive switching mechanism for metal/oxide/metal nanodevices. , 2008, Nature nanotechnology.

[24]  Gun Young Jung,et al.  Fabrication of a 34 × 34 Crossbar Structure at 50 nm Half-pitch by UV-based Nanoimprint Lithography , 2004 .

[25]  Matthew D. Pickett,et al.  Two‐ and Three‐Terminal Resistive Switches: Nanometer‐Scale Memristors and Memistors , 2011 .

[26]  G. Snider,et al.  Self-organized computation with unreliable, memristive nanodevices , 2007 .

[27]  Stephen Y. Chou,et al.  Imprint of sub-25 nm vias and trenches in polymers , 1995 .

[28]  H. Hwang,et al.  An electrically modifiable synapse array of resistive switching memory , 2009, Nanotechnology.

[29]  Q. Xia,et al.  Improved nanofabrication through guided transient liquefaction. , 2008, Nature nanotechnology.