Timing slack optimization approach using FPGA hybrid routing strategy of rip-up-retry and pathfinder

To improve the path slack of Field Programmable Gate Array (FPGA), this paper proposes a timing slack optimization approach which utilizes the hybrid routing strategy of rip-up-retry and pathfinder. Firstly, effect of process variations on path slack is analyzed, and by constructing a collocation table of delay model that takes into account the multi-corner process, the complex statistical static timing analysis is successfully translated into a simple classical static timing analysis. Then, based on the hybrid routing strategy of rip-up-retry and pathfinder, by adjusting the critical path which detours a long distance, the critical path delay is reduced and the path slack is optimized. Experimental results show that, using the hybrid routing strategy, the number of paths with negative slack can be optimized (reduced) by 85.8% on average compared with the Versatile Place and Route (VPR) timing-driven routing algorithm, while the run-time is only increased by 15.02% on average.

[1]  Vaughn Betz,et al.  VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.

[2]  Yan Lin,et al.  Stochastic Physical Synthesis Considering Prerouting Interconnect Uncertainty and Process Variation for FPGAs , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Sachin S. Sapatnekar,et al.  Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal , 2003, ICCAD 2003.

[4]  Carl Ebeling,et al.  PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[5]  Jinfeng Liu,et al.  A fast approach for static timing analysis covering all PVT corners , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[6]  Steven J. E. Wilton,et al.  A crosstalk-aware timing-driven router for FPGAs , 2001, FPGA '01.

[7]  Yan Lin,et al.  Statistical placement for FPGAs considering , 2007, IET Comput. Digit. Tech..

[8]  Irith Pomeranz,et al.  Path selection based on static timing analysis considering input necessary assignments , 2013, 2013 IEEE 31st VLSI Test Symposium (VTS).

[9]  David Blaauw,et al.  Fast Statistical Static Timing Analysis Using Smart Monte Carlo Techniques , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Yehea I. Ismail,et al.  Statistical Static Timing Analysis of Conditional Asynchronous Circuits Using Model-Based Simulation , 2013, 2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems.

[11]  Yici Cai,et al.  SAT based multi-net rip-up-and-reroute for manufacturing hotspot removal , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[12]  Yehea I. Ismail,et al.  A Novel Moment Based Framework for Accurate and Efficient Static Timing Analysis , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[14]  Chandramouli V. Kashyap,et al.  Block-based static timing analysis with uncertainty , 2003, ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486).

[15]  Kurt Keutzer,et al.  A general probabilistic framework for worst case timing analysis , 2002, DAC '02.