Automating Postsilicon Debugging and Repair

Modern IC designs have reached unparalleled levels of complexity, resulting in more and more bugs discovered after design tape-out However, so far only very few EDA tools for post-silicon debugging have been reported in the literature. In this work we develop a methodology and new algorithms to automate this debugging process. Key innovations in our technique include support for the physical constraints specific to post-silicon debugging and the ability to repair functional errors through subtle modifications of an existing layout. In addition, our proposed post-silicon debugging methodology (FogClear) can repair some electrical errors while preserving functional correctness. Thus, by automating this traditionally manual debugging process, our contributions promise to reduce engineers' debugging effort. As our empirical results show, we can automatically repair more than 70% of our benchmark designs.

[1]  Andrew B. Kahng,et al.  Can recursive bisection alone produce routable, placements? , 2000, Proceedings 37th Design Automation Conference.

[2]  John Melngailis,et al.  Focused Ion Beams in Semiconductor Manufacturing , 1999 .

[3]  Li-Da Huang,et al.  An ECO algorithm for resolving OPC and coupling capacitance violations , 2005, 2005 6th International Conference on ASIC.

[4]  Robert K. Brayton,et al.  Automating Logic Rectification by Approximate SPFDs , 2007, 2007 Asia and South Pacific Design Automation Conference.

[5]  Igor L. Markov,et al.  Postplacement rewiring by exhaustive search for functional symmetries , 2008, TODE.

[6]  Igor L. Markov,et al.  Automating post-silicon debugging and repair , 2007, ICCAD 2007.

[7]  Chandramouli V. Kashyap,et al.  Silicon Speedpath Measurement and Feedback into EDA flows , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[8]  Sean Safarpour,et al.  Trace Compaction using SAT-based Reachability Analysis , 2007, 2007 Asia and South Pacific Design Automation Conference.

[9]  Bian Zhi-xin,et al.  Analyzing the Lithography Part of the International Technology Roadmap for Semiconductors (2005 Edition) , 2006 .

[10]  Igor L. Markov,et al.  Fixing Design Errors with Counterexamples and Resynthesis , 2007, 2007 Asia and South Pacific Design Automation Conference.

[11]  Gérard Memmi,et al.  A reconfigurable design-for-debug infrastructure for SoCs , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[12]  Igor L. Markov,et al.  Keeping Physical Synthesis Safe and Sound , 2022 .

[13]  Igor L. Markov,et al.  Reap what you sow: spare cells for post-silicon metal fix , 2008, ISPD '08.

[14]  Kwang-Ting Cheng,et al.  Generation of shorter sequences for high resolution error diagnosis using sequential SAT , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[15]  Keith Baker,et al.  Shmoo Plotting: The Black Art of IC Testing , 1997, IEEE Des. Test Comput..

[16]  Igor L. Markov,et al.  Simulation-based bug trace minimization with BMC-based refinement , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[17]  Artur Balasinski Optimization of sub-100-nm designs for mask cost reduction , 2004 .

[18]  John P. Hayes,et al.  Collection and Analysis of Microprocessor Design Errors , 2000, IEEE Des. Test Comput..

[19]  Igor L. Markov,et al.  Post-placement rewiring and rebuffering by exhaustive search for functional symmetries , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[20]  Igor L. Markov,et al.  Safe Delay Optimization for Physical Synthesis , 2007, 2007 Asia and South Pacific Design Automation Conference.

[21]  Don Douglas Josephson The manic depression of microprocessor debug , 2002, Proceedings. International Test Conference.

[22]  Wei Jiang,et al.  Enhancing reliability and flexibility of a system-on-chip using reconfigurable logic , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[23]  Ibrahim N. Hajj,et al.  Design error diagnosis and correction via test vector simulation , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  J. Ferguson Turning up the yield , 2003 .

[25]  Doug Josephson,et al.  The good, the bad, and the ugly of silicon debug , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[26]  Shih-Chieh Chang,et al.  Design and design automation of rectification logic for engineering change , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..