论文信息 - The conducted immunity of SPI EEPROM memories

The conducted immunity of SPI EEPROM memories

This paper focus on the conducted immunity measurement of non-volatile memories up to 1 GHz. A specific measurement flow is introduced, which makes possible to compare the EMC performances in different test cases. Trough measurements and simulation, this study gives a real view on the immunity difference of this integrated circuits (IC).

[1] J. Sketoe. Integrated Circuit Electromagnetic Immunity Handbook , 2000 .

[2] Richard Perdriau,et al. Immunity Modeling of Integrated Circuits: An Industrial Case , 2010, IEICE Trans. Commun..

[3] R. Perdriau,et al. EMC Assessment at Chip and PCB Level: Use of the ICEM Model for Jitter Analysis in an Integrated PLL , 2007, IEEE Transactions on Electromagnetic Compatibility.

[4] J. S. Neely,et al. Interconnect and circuit modeling techniques for full-chip power supply noise analysis , 1998 .

[5] G.D.M. Barber,et al. Conducted susceptibility measurements on integrated circuits , 1994 .

[6] Frédérique Lafon,et al. Développement de techniques et de méthodologies pour la prise en compte des contraintes CEM dans la conception d'équipements du domaine automobile. : Etude de l'immunité, du composant à l'équipement , 2011 .

[7] P. Parmar,et al. Power delivery design and analysis on a network processor board , 2004, 2004 International Symposium on Electromagnetic Compatibility (IEEE Cat. No.04CH37559).