AS8-static random access memory (SRAM): asymmetric SRAM architecture for soft error hardening enhancement
暂无分享,去创建一个
Ahmed M. Eltawil | Fadi J. Kurdahi | Smaïl Niar | Ihsen Alouani | Wael M. Elsharkasy | F. Kurdahi | A. Eltawil | S. Niar | Ihsen Alouani | W. Elsharkasy
[1] P. Hazucha,et al. Impact of CMOS technology scaling on the atmospheric neutron soft error rate , 2000 .
[2] Jaume Segura,et al. An Experimental Approach to Accurate Alpha-SER Modeling and Optimization Through Design Parameters in 6T SRAM Cells for Deep-Nanometer CMOS , 2014, IEEE Transactions on Device and Materials Reliability.
[3] Trevor Mudge,et al. MiBench: A free, commercially representative embedded benchmark suite , 2001 .
[4] Dhiraj K. Pradhan,et al. Matrix Codes for Reliable and Cost Efficient Memory Chips , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[5] Lorena Anghel,et al. Cost reduction and evaluation of temporary faults detecting technique , 2000, DATE '00.
[6] Yong-Bin Kim,et al. Analysis and Design of Nanoscale CMOS Storage Elements for Single-Event Hardening With Multiple-Node Upset , 2012, IEEE Transactions on Device and Materials Reliability.
[7] Mohamed Abid,et al. Parity-based mono-Copy Cache for low power consumption and high reliability , 2012, 2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP).
[8] Jun Xu,et al. A novel soft error immunity SRAM cell , 2013, 2013 IEEE International Integrated Reliability Workshop Final Report.
[9] James L. Walsh,et al. IBM experiments in soft fails in computer electronics (1978-1994) , 1996, IBM J. Res. Dev..
[10] Mark F. Flanagan,et al. Error Detection in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[11] Nikil D. Dutt,et al. E < MC2: less energy through multi-copy cache , 2010, CASES '10.
[12] Todd M. Austin,et al. SimpleScalar: An Infrastructure for Computer System Modeling , 2002, Computer.
[13] Shah M. Jahinuzzaman. Modeling and Mitigation of Soft Errors in Nanoscale SRAMs , 2008 .
[14] M. Yabuuchi,et al. A 45 nm 2-port 8T-SRAM Using Hierarchical Replica Bitline Technique With Immunity From Simultaneous R/W Access Issues , 2008, IEEE Journal of Solid-State Circuits.
[15] Yong-Bin Kim,et al. A 11-Transistor Nanoscale CMOS Memory Cell for Hardening to Soft Errors , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[16] Robert Ecoffet,et al. Determination of key parameters for SEU occurrence using 3-D full cell SRAM simulations , 1999 .
[17] Francis G. Wolff,et al. Interactive presentation: A new asymmetric SRAM cell to reduce soft errors and leakage power in FPGA , 2007 .
[18] Mohammad Sharifkhani,et al. An Analytical Model for Soft Error Critical Charge of Nanometric SRAMs , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[19] Paul Genua. A Cache Primer , 2004 .
[20] Michael J. Roemer,et al. Analysis and Asymmetric Sizing of CMOS Circuits for Increased Transient Error Tolerance , 2010 .
[21] V. Gherman,et al. Soft-error protection of TCAMs based on ECCs and asymmetric SRAM cells , 2014 .
[22] Valentin Gherman,et al. Generalized parity-check matrices for SEC-DED codes with fixed parity , 2011, 2011 IEEE 17th International On-Line Testing Symposium.
[23] Margaret Martonosi,et al. Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[24] Jing Guo,et al. Novel Low-Power and Highly Reliable Radiation Hardened Memory Cell for 65 nm CMOS Technology , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.