Fault diagnosis using state information

Repeated fault diagnosis on large integrated circuits may often be computationally prohibitive due to expensive fault simulation requirements. Fault dictionaries can help alleviate this problem, but they may be infeasible to store because of their large sizes, and more importantly, they typically provide only a black box view of the circuit and hence almost no diagnostic flexibility. The problem occurs because dictionaries usually only store primary output information. A new approach to fault diagnosis based on state information is presented. The selective storage of state information is shown to significantly improve the time for diagnostic fault simulation. We also describe a method to reduce the amount of information stored by choosing only a subset of the state space. This approach is shown to be ideally suited for partial scan circuits whose simple structure is exploited to reduce storage requirements. Experiments on the ISCAS 89 benchmark circuits are performed to demonstrate the efficiency of the state information based diagnosis technique.

[1]  Irith Pomeranz,et al.  On the generation of small dictionaries for fault location , 1992, ICCAD.

[2]  Janusz Rajski,et al.  A method of fault analysis for test generation and fault diagnosis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Irith Pomeranz,et al.  On the generation of small dictionaries for fault location , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[4]  Randall Davis,et al.  Diagnostic Reasoning Based on Structure and Behavior , 1984, Artif. Intell..

[5]  Elizabeth M. Rudnick,et al.  Diagnostic Fault Simulation of Sequential Circuits , 1992, Proceedings International Test Conference 1992.

[6]  Vamsi Boppana,et al.  Fault Diagnosis Solutions: Storage, Reuse and Parallelism , 1996 .

[7]  W. Kent Fuchs,et al.  TWO-STAGE FAULT LOCATION , 1991, 1991, Proceedings. International Test Conference.

[8]  Paul George Ryan,et al.  Compressed and Dynamic Fault Dictionaries for Fault Isolation , 1994 .

[9]  Stephen J. Sangwine,et al.  Fault diagnosis in combinational digital circuits using a backtrack algorithm to generate fault location hypotheses , 1988 .

[10]  Melvin A. Breuer,et al.  Digital Systems Testing and Design for Testability , 1990 .

[11]  Irith Pomeranz,et al.  Fault dictionary compression and equivalence class computation for sequential circuits , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[12]  K.-T. Cheng,et al.  A Partial Scan Method for Sequential Circuits with Feedback , 1990, IEEE Trans. Computers.

[13]  Vamsi Boppana,et al.  Fault Dictionary Compaction By Output Sequence Removal , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[14]  Elizabeth M. Rudnick,et al.  Rapid Diagnostic Fault Simulation of Stuck-at Faults in Sequential Circuits using Compact Lists , 1995, 32nd Design Automation Conference.

[15]  J.A. Waicukauski,et al.  Failure diagnosis of structured VLSI , 1989, IEEE Design & Test of Computers.

[16]  Arno Kunzmann,et al.  An analytical approach to the partial scan problem , 1990, J. Electron. Test..

[17]  W. Kent Fuchs,et al.  Dynamic diagnosis of sequential circuits based on stuck-at faults , 1996, Proceedings of 14th VLSI Test Symposium.

[18]  Janak H. Patel,et al.  A fault oriented partial scan design approach , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[19]  Vamsi Boppana,et al.  Full fault dictionary storage based on labeled tree encoding , 1996, Proceedings of 14th VLSI Test Symposium.

[20]  S.M. Reddy,et al.  On determining scan flip-flops in partial-scan designs , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.