论文信息 - A 0.36V 128Kb 6T SRAM with energy-efficient dynamic body-biasing and output data prediction in 28nm FDSOI

A 0.36V 128Kb 6T SRAM with energy-efficient dynamic body-biasing and output data prediction in 28nm FDSOI

This paper presents a low-voltage, energy-efficient SRAM designed in a 28nm fully depleted SOI (FDSOI) technology. The SRAM achieves a minimum Vdd of 0.36V, while still having the area advantage by using 6T bit-cells. Dynamic forward body-biasing (DFBB) is used to improve the write margin. The proposed implementation of DFBB provides a 4.5× improvement in energy overhead compared to a conventional implementation. It also helps in reducing the switching energy for half-selected bit-lines. An average energy/bit-access of 52.5fJ has been achieved at 0.45V. Furthermore, by implementing data prediction in the read-path, up to 36% dynamic energy savings can be obtained.

Anantha Chandrakasan | Avishek Biswas | A. Chandrakasan | Avishek Biswas

[1] M. Yabuuchi,et al. A 20nm 0.6V 2.1µW/MHz 128kb SRAM with no half select issue by interleave wordline and hierarchical bitline scheme , 2013, 2013 Symposium on VLSI Technology.

[2] Robin Wilson,et al. Scalable 0.35 V to 1.2 V SRAM Bitcell Design From 65 nm CMOS to 28 nm FDSOI , 2014, IEEE Journal of Solid-State Circuits.

[3] Takayasu Sakurai,et al. A 13.8pJ/Access/Mbit SRAM with charge collector circuits for effective use of non-selected bit line charges , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[4] O. Rozeau,et al. Multi-$V_{T}$ UTBB FDSOI Device Architectures for Low-Power CMOS Circuit , 2011, IEEE Transactions on Electron Devices.

[5] Anantha Chandrakasan,et al. An SRAM using output prediction to reduce BL-switching activity and statistically-gated SA for up to 1.9× reduction in energy/access , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[6] Anantha Chandrakasan,et al. A 28nm high-density 6T SRAM with optimized peripheral-assist circuits for operation down to 0.6V , 2011, 2011 IEEE International Solid-State Circuits Conference.

[7] M. Yamaoka,et al. SRAM Circuit With Expanded Operating Margin and Reduced Stand-By Leakage Current Using Thin-BOX FD-SOI Transistors , 2006, IEEE Journal of Solid-State Circuits.