Charge trapping and dielectric reliability of SiO/sub 2/-Al/sub 2/O/sub 3/ gate stacks with TiN electrodes

A detailed study on charge trapping and dielectric reliability of SiO/sub 2/-Al/sub 2/O/sub 3/ gate stacks with TiN electrodes has been carried out. Due to the inherent asymmetry of the dual layer stack all electrical properties studied were found to be strongly polarity dependent. The gate current is strongly reduced for injection from the TiN (gate) electrode compared to injection from the n-type Si substrate. For substrate injection, electron trapping occurs in the bulk of the Al/sub 2/O/sub 3/ film, whereas for gate injection mainly hole trapping near the Si substrate is observed. Furthermore, no significant interface state generation is evident for substrate injection. In case of gate injection a rapid build up of interface states occurs already at small charge fluence (q/sub inj/ /spl sim/ 1 mC/cm/sup 2/). Dielectric reliability is consistent with polarity-dependent defect generation. For gate injection the interfacial layer limits the dielectric reliability and results in low Weibull slopes independent of the Al/sub 2/O/sub 3/ thickness. In the case of substrate injection, reliability is limited by the bulk of the Al/sub 2/O/sub 3/ layer leading to a strong thickness dependence of the Weibull slope as expected by the percolation model.

[1]  K. Ahmed,et al.  Characterization of ultra-thin oxides using electrical C-V and I-V measurements , 1998 .

[2]  M. Lenzlinger,et al.  Fowler‐Nordheim Tunneling into Thermally Grown SiO2 , 1969 .

[3]  J. M. Aitken,et al.  Location of positive charges in SiO2 films on Si generated by vuv photons, x rays, and high‐field stressing , 1977 .

[4]  M. Kerber,et al.  Equilibrium controlled static C-V measurement , 1991 .

[5]  L. Ragnarsson,et al.  Ultrathin high-K gate stacks for advanced CMOS devices , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[6]  J. Kavalieros,et al.  A 50 nm depleted-substrate CMOS transistor (DST) , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[7]  D. Dimaria,et al.  Determination of insulator bulk trapped charge densities and centroids from photocurrent‐voltage charactersitcs of MOS structures , 1976 .

[8]  Impact of ALCVD and PVD Titanium Nitride Deposition on Metal Gate Capacitors , 2002, 32nd European Solid-State Device Research Conference.

[9]  J. Stathis,et al.  Ultra-thin oxide reliability for ULSI applications , 2000 .

[10]  R. Degraeve,et al.  Low Weibull slope of breakdown distributions in high-k layers , 2002, IEEE Electron Device Letters.

[11]  Philippe Roussel,et al.  Accurate reliability evaluation of non-uniform ultrathin oxynitride and high-k layers , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[12]  A. Cohen,et al.  Maximum Likelihood Estimation in the Weibull Distribution Based On Complete and On Censored Samples , 1965 .

[13]  Guido Groeseneken,et al.  New insights in the relation between electron trap generation and the statistical properties of oxide breakdown , 1998 .