An 8μW 100kS/s successive approximation ADC for biomedical applications

A successive approximation analog-to-digital converter (SA-ADC) for biomedical application is presented. It is based on 0.18-μm standard CMOS technology and operates at low supply voltage at 1V. Boosted switch for sample-and-hold stage, split capacitor array for DAC, and clocked rail-to-rail comparator are used to achieve low-power consumption. The ADC has signal-to-noise-and-distortion ratio of 53dB for supply voltage of 1V, at sampling rate of 100kS/s and power consumption of 8μW.

[1]  Chorng-Kuang Wang,et al.  A 8-bit 500-KS/s low power SAR ADC for bio-medical applications , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[2]  Sang-Hyun Cho,et al.  Design of a 1-Volt and μ-power SARADC for Sensor Network Application , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[3]  T.H. Teo,et al.  A 0.9V l00nW Rail-to-Rail SAR ADC for Biomedical Applications , 2007, 2007 International Symposium on Integrated Circuits.

[4]  Hao-Chiao Hong,et al.  A 65-fJ/Conversion-Step 0.9-V 200-kS/s Rail-to-Rail 8-bit Successive Approximation ADC , 2007, IEEE Journal of Solid-State Circuits.

[5]  Brian P. Ginsburg,et al.  An energy-efficient charge recycling approach for a SAR converter with capacitive DAC , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[6]  Mohamad Sawan,et al.  A Mixed-Signal Multi-Chip Neural Recording Interface with Bandwidth Reduction , 2007, 2007 IEEE Biomedical Circuits and Systems Conference.