Efficient Boolean division and substitution
暂无分享,去创建一个
[1] Malgorzata Marek-Sadowska,et al. Perturb and simplify: multi-level boolean network optimizer , 1994, ICCAD.
[2] Kwang-Ting Cheng,et al. Combinational and sequential logic optimization by redundancy addition and removal , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Malgorzata Marek-Sadowska,et al. Fast Boolean optimization by rewiring , 1996, Proceedings of International Conference on Computer Aided Design.
[4] Dhiraj K. Pradhan,et al. Recursive Learning: An attractive alternative to the decision tree for test generation in digital ci , 1992, Proceedings International Test Conference 1992.
[5] Premachandran R. Menon,et al. Multi-level Logic Optimization By Implication Analysis , 1994, IEEE/ACM International Conference on Computer-Aided Design.
[6] J. Rajski,et al. A method for concurrent decomposition and factorization of Boolean expressions , 1990, ICCAD 1990.
[7] Michael H. Schulz,et al. Advanced automatic test pattern generation and redundancy identification techniques , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.
[8] M. Ray Mercer,et al. A Topological Search Algorithm for ATPG , 1987, 24th ACM/IEEE Design Automation Conference.
[9] Giovanni De Micheli,et al. Synthesis and Optimization of Digital Circuits , 1994 .
[10] P. R. Stephan,et al. SIS : A System for Sequential Circuit Synthesis , 1992 .