Verifying Very Large Industrial Circuits Using 100 Processes and Beyond
暂无分享,去创建一个
Assaf Schuster | Orna Grumberg | Limor Fix | Tamir Heyman | Amnon Heyman | L. Fix | O. Grumberg | T. Heyman | A. Schuster | Amnon Heyman
[1] Edmund M. Clarke,et al. Symbolic Model Checking: 10^20 States and Beyond , 1990, Inf. Comput..
[2] R. Rudell. Dynamic variable ordering for ordered binary decision diagrams , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).
[3] A. Sangiovanni-Vincentelli,et al. Partitioned ROBDDs—a compact, canonical and efficiently manipulable representation for Boolean functions , 1996, ICCAD 1996.
[4] C. Eisner,et al. RuleBase: an industry-oriented formal verification tool , 1996, 33rd Design Automation Conference Proceedings, 1996.
[5] G. Cabodi,et al. Improved reachability analysis of large finite state machines , 1996, ICCAD 1996.
[6] R. Brayton,et al. Reachability analysis using partitioned-ROBDDs , 1997, ICCAD 1997.
[7] Kenneth L. McMillan,et al. Approximation and decomposition of binary decision diagrams , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[8] E. Clarke,et al. Symbolic model checking using SAT procedures instead of BDDs , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).
[9] Moshe Y. Vardi,et al. Prioritized Traversal: Efficient Reachability Analysis for Verification and Falsification , 2000, CAV.
[10] Assaf Schuster,et al. Achieving Scalability in Parallel Reachability Analysis of Very Large Circuits , 2000, CAV.
[11] Assaf Schuster,et al. A Scalable Parallel Algorithm for Reachability Analysis of Very Large Circuits , 2002, Formal Methods Syst. Des..
[12] Assaf Schuster,et al. A Work-Efficient Distributed Algorithm for Reachability Analysis , 2003, CAV.
[13] Kenneth L. McMillan,et al. Interpolation and SAT-Based Model Checking , 2003, CAV.
[14] Assaf Schuster,et al. Achieving Speedups in Distributed Symbolic Reachability Analysis Through Asynchronous Computation , 2005, CHARME.