A Routing Aggregation for Load Balancing Network-on-Chip

A routing aggregation (RA) is proposed for load balancing network-on-chip (NoC). The computing nodes with dense traffic and long distance in network are gathered into the same routing node to form a super router. A load balancing routing algorithm for super router is presented to improve the overall performance of NoC. A simulation platform using System C is presented to confirm the feasibility of the proposed design in 2D mesh. The simulation results show that the proposed RA design can reduce the average packet latency and the standard deviation of host link utilization 8% and 33%, respectively compared with the reported routing methods. The area cost and power consumption compared with the reported schemes are 22% and 12% less, respectively.

[1]  En-Jui Chang,et al.  ACO-based Cascaded Adaptive Routing for traffic balancing in NoC systems , 2010, The 2010 International Conference on Green Circuits and Systems.

[2]  John Jose,et al.  TRACKER: A low overhead adaptive NoC router with load balancing selection strategy , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[3]  Prasun Ghosal.  Improved Extended XY On-Chip Routing in Diametrical 2D MEsh NOC , 2012, VLSIC 2012.

[4]  An-Yeu Wu,et al.  Regional ACO-based routing for load-balancing in NoC systems , 2010, 2010 Second World Congress on Nature and Biologically Inspired Computing (NaBIC).

[5]  Hannu Tenhunen,et al.  A systematic reordering mechanism for on-chip networks using efficient congestion-aware method , 2013, J. Syst. Archit..

[6]  Avinoam Kolodny,et al.  A Cost Effective Centralized Adaptive Routing for Networks-on-Chip , 2011, 2011 14th Euromicro Conference on Digital System Design.

[7]  Li-Shiuan Peh,et al.  Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs , 2010, 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip.

[8]  Hannu Tenhunen,et al.  CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[9]  An-Yeu Wu,et al.  ACO-based fault-aware routing algorithm for Network-on-Chip systems , 2013, SiPS 2013 Proceedings.

[10]  Chifeng Wang,et al.  Scalable load balancing congestion-aware Network-on-Chip router architecture , 2013, J. Comput. Syst. Sci..

[11]  Hannu Tenhunen,et al.  HARAQ: Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks , 2012, 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip.

[12]  B. Vinayagasundaram,et al.  Load balanced adaptive routing with reduced overhead for Network on Chip (NoC) Systems , 2013, 2013 International Conference on Information Communication and Embedded Systems (ICICES).

[13]  Muhammad E. S. Elrabaa,et al.  Improved Modified Fat-Tree Topology Network-on-Chip , 2011, J. Circuits Syst. Comput..

[14]  Peijun Ma,et al.  SRNoC: A novel high performance Shared-Resource routing scheme for Network-on-Chip , 2014, Microelectron. J..

[15]  Vijay Laxmi,et al.  CARM: Congestion Adaptive Routing Method for On Chip Networks , 2014, 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems.

[16]  Hannu Tenhunen,et al.  CARS: Congestion-aware request scheduler for network interfaces in NoC-based manycore systems , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[17]  Ahmad Khademzadeh,et al.  LATEX: New Selection Policy for Adaptive Routing in Application-Specific NoC , 2012, 2012 20th Euromicro International Conference on Parallel, Distributed and Network-based Processing.

[18]  Nadia Nedjah,et al.  Congestion-aware ant colony based routing algorithms for efficient application execution on Network-on-Chip platform , 2013, Expert Syst. Appl..

[19]  H. Jonathan Chao,et al.  HOPE: Hotspot congestion control for Clos network on chip , 2011, Proceedings of the Fifth ACM/IEEE International Symposium.

[20]  Alexander Sprintson,et al.  GCA: Global Congestion Awareness for Load Balance in Networks-on-Chip , 2016, IEEE Trans. Parallel Distributed Syst..