A wide-range all-digital delay-locked loop in 65nm CMOS technology
暂无分享,去创建一个
[1] Kuo-Hsing Cheng,et al. A Fast-Lock Wide-Range Delay-Locked Loop Using Frequency-Range Selector for Multiphase Clock Generator , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.
[2] Shen-Iuan Liu,et al. A wide-range and fast-locking all-digital cycle-controlled delay-locked loop , 2005, IEEE Journal of Solid-State Circuits.
[3] Shen-Iuan Liu,et al. A wide-range and fast-locking all-digital cycle-controlled delay-locked loop , 2005, IEEE J. Solid State Circuits.
[4] Shen-Iuan Liu,et al. A 0.5–5-GHz Wide-Range Multiphase DLL With a Calibrated Charge Pump , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.
[5] Kuo-Hsing Cheng,et al. A wide-range DLL-based clock generator with phase error calibration , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.
[6] Ching-Che Chung,et al. An Ultra-Low-Power and Portable Digitally Controlled Oscillator for SoC Applications , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.
[7] Ching-Che Chung,et al. A new DLL-based approach for all-digital multiphase clock generation , 2004, IEEE Journal of Solid-State Circuits.