Built-in test strategy for next generation military avionic hardware

A built-in-test (BIT) strategy is developed, aided by the reliability models of MIL-HDBK-217E. This development results in the consideration of device and system failure rate distributions along with system application and environment in deciding where and what type of BIT to implement. In particular, it is shown that failures of electronic circuits can be attributed to both gate- and package-related failures and that the BIT strategy must take this failure distribution into account. A typical line-replaceable module, representative of that being designed for next-generation military fighter aircraft, is analyzed to develop a BIT implementation which detects a high percentage of the expected failure of the module.<<ETX>>

[1]  Paul H. Bardell,et al.  Self-Test of Random Access Memories , 1985, ITC.

[2]  J. G. Malcolm R&M 2000 action-Plan for tactical missiles , 1988, 1988. Proceedings., Annual Reliability and Maintainability Symposium,.

[3]  Paul Wagner,et al.  INTERCONNECT TESTING WITH BOUNDARY SCAN , 1987 .

[4]  V.D. Agrawal,et al.  Designing circuits with partial scan , 1988, IEEE Design & Test of Computers.