36.2 An EM/Power SCA-Resilient AES-256 with Synthesizable Signature Attenuation Using Digital-Friendly Current Source and RO-Bleed-Based Integrated Local Feedback and Global Switched-Mode Control
暂无分享,去创建一个
Vivek De | Shreyas Sen | Santosh Ghosh | Debayan Das | Josef Danial | Archisman Ghosh | A. Ghosh | V. De | Shreyas Sen | Santosh K. Ghosh | D. Das | Josef Danial | Archisman Ghosh
[1] Sanu Mathew,et al. 8.1 Improved power-side-channel-attack resistance of an AES-128 core via a security-aware integrated buck voltage regulator , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).
[2] David Blaauw,et al. Secure AES engine with a local switched-capacitor current equalizer , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[3] Sanu Mathew,et al. 27.3 EM and Power SCA-Resilient AES-256 in 65nm CMOS Through >350× Current-Domain Signature Attenuation , 2020, 2020 IEEE International Solid- State Circuits Conference - (ISSCC).
[4] Santosh Ghosh,et al. Deep Learning Side-Channel Attack Resilient AES-256 using Current Domain Signature Attenuation in 65nm CMOS , 2020, 2020 IEEE Custom Integrated Circuits Conference (CICC).
[5] Sanu Mathew,et al. A SCA-Resistant AES Engine in 14nm CMOS with Time/Frequency-Domain Leakage Suppression using Non-Linear Digital LDO Cascaded with Arithmetic Countermeasures , 2020, 2020 IEEE Symposium on VLSI Circuits.