A 5.5GHz 0.84TOPS/mm2 neural network engine with stream architecture and resonant clock mesh
暂无分享,去创建一个
Shengshuo Lu | Zhengya Zhang | Marios Papaefthymiou | M. Papaefthymiou | Zhengya Zhang | Shengshuo Lu
[1] Marios C. Papaefthymiou,et al. Resonant-Clock Design for a Power-Efficient, High-Volume x86-64 Microprocessor , 2013, IEEE Journal of Solid-State Circuits.
[2] Marios C. Papaefthymiou,et al. A 934MHz 9Gb/s 3.2pJ/b/iteration charge-recovery LDPC decoder with in-package inductors , 2015, 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC).
[3] Yong Kim,et al. Resonant clock mega-mesh for the IBM z13TM , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).
[4] Zhengya Zhang,et al. A 640M pixel/s 3.65mW sparse event-driven neuromorphic object recognition processor with on-chip learning , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).
[5] Jun-Seok Park,et al. 14.6 A 1.42TOPS/W deep convolutional neural network recognition processor for intelligent IoE systems , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[6] Joel Emer,et al. Eyeriss: an Energy-efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks Accessed Terms of Use , 2022 .