A Programmable IEEE 1500-Compliant Wrapper for Testing of Word-Oriented Memory Cores

In today’s embedded technology, memories are the universal components. With the onset of the deep-submicron VLSI technology, the density and capacity of the memory are growing. However, providing a...

[1]  M. Songhorzadeh,et al.  A Low Area Overhead IEEE-1500-Compliant Wrapper for Embedded Memories , 2012 .

[2]  Wen-Ben Jone,et al.  A parallel built-in self-diagnostic method for embedded memoryarrays , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Sandeep K. Gupta,et al.  A BIST methodology for comprehensive testing of RAM with reduced heat dissipation , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[4]  Sying-Jyan Wang,et al.  FSM-based programmable memory BIST with macro command , 2005, 2005 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT'05).

[5]  Georgi Gaydadjiev,et al.  March LR: a test for realistic linked faults , 1996, Proceedings of 14th VLSI Test Symposium.

[6]  Alexander A. Ivaniuk.  Optimal Memory Tests Coding for Programmable BIST Architecture , 2008 .

[7]  Ahmad Khademzadeh,et al.  BIST for network on chip communication infrastructure based on combination of extended IEEE 1149.1 and IEEE 1500 standards , 2011, Microelectron. J..

[8]  Ad J. van de Goor,et al.  A Systematic Method for Modifying March Tests for Bit-Oriented Memories into Tests for Word-Oriented Memories , 2003, IEEE Trans. Computers.

[9]  Kuen-Jong Lee,et al.  An on-chip march pattern generator for testing embedded memory cores , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Mostafa Abd-El-Barr,et al.  Advanced Computer Architecture and Parallel Processing: El-Rewini/Advanced Computer Architecture , 2004 .

[11]  You-Ren Wang,et al.  An Effective Test Algorithm and Diagnostic Implementation for Embedded Static Random Access Memories , 2011, J. Circuits Syst. Comput..

[12]  Maryam Songhorzadeh,et al.  Embedded Memory Wrapper Based on IEEE 1500 Standard , 2011 .

[13]  R. Dean Adams,et al.  High Performance Memory Testing: Design Principles, Fault Modeling and Self-Test , 2002 .

[14]  Nilanjan Mukherjee,et al.  High Volume Diagnosis in Memory BIST Based on Compressed Failure Data , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Keiichi Higeta,et al.  External memory BIST for system-in-package , 2005, IEEE International Conference on Test, 2005..

[16]  Elizabeth M. Rudnick,et al.  Diagnostic testing of embedded memories using BIST , 2000, DATE '00.

[17]  Azilah Saparon,et al.  An overview of microcode-based and FSM-based programmable memory built-in self test (MBIST) controller for coupling fault detection , 2009, 2009 IEEE Symposium on Industrial Electronics & Applications.

[18]  Ming-Chang Tsai,et al.  BRAINS: a BIST compiler for embedded memories , 2000, Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[19]  Sungho Kang,et al.  A Flexible Programmable Memory BIST for Embedded Single-Port Memory and Dual-Port Memory , 2013 .