Generalized constraint generation in the presence of non-deterministic parasitics

In a constraint-driven layout synthesis environment, parasitic constraints are generated and implemented in each phase of the design process to meet a given set of performance specifications. The success of the synthesis phase depends in great part on the effectiveness and the generality of the constraint generation process. None of the existing approaches to the constraint generation problem however are suitable for a number of parasitic effects in active and passive devices due to non-deterministic process variations. To address this problem a novel methodology is proposed based on the separation of all variables associated with non-deterministic parasitics, thus allowing the translation of the problem into an equivalent one in which conventional constrained optimization techniques can be used. The requirements, of the method are a well-defined set of statistical properties for all parasitics and a reasonable degree of linearity of the performance measures relevant to design.

[1]  E. Charbon,et al.  Generalized constraint generation for analog circuit design , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[2]  Alberto L. Sangiovanni-Vincentelli,et al.  A routing methodology for analog integrated circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[3]  R.S. Gyurcsik,et al.  Use of performance sensitivities in analog cell layout , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[4]  R. Rohrer.  The Generalized Adjoint Network and Network Sensitivities , 1969 .

[5]  E. Charbon,et al.  A Top-down, Constraint-driven Design Methodology For Analog Integrated Circuits , 1996, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[6]  A. Sangiovanni-Vincentelli,et al.  Use of performance sensitivities in routing analog circuits , 1990, IEEE International Symposium on Circuits and Systems.

[7]  Alberto L. Sangiovanni-Vincentelli,et al.  Automation of IC layout with analog constraints , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Alberto L. Sangiovanni-Vincentelli,et al.  Constraint generation for routing analog circuits , 1991, DAC '90.

[9]  Edoardo Charbon,et al.  A Top-down, Constraint-Driven Design Methodology for Analog Integrated Circuits , 1993 .

[10]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[11]  Alberto L. Sangiovanni-Vincentelli,et al.  Symbolic compaction with analogue constraints , 1995, Int. J. Circuit Theory Appl..

[12]  Ping Yang,et al.  Transient sensitivity computation for MOSFET circuits , 1985, IEEE Transactions on Electron Devices.

[13]  E. Charbon,et al.  A Constraint-driven Placement Methodology For Analog Integrated Circuits , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.