A 40 GHz Power Efficient Static CML Frequency Divider in 0.13-μm CMOS Technology for High Speed Millimeter-Wave Wireless Systems

Millimeter-wave communication systems are now receiving significant interest. One of the applications of these systems is for short range communication delivering multi-gigabit per second performance. An important component in these high speed communication systems is the frequency synthesis where the internally generated high frequency voltage controlled oscillator (VCO) output is stabilized by comparing it to a low frequency and low phase noise external crystal. In order to compare and stabilize the output, frequency dividers are utilized in the phase locked loop. Current Mode Logic (CML) dividers provide reasonably large division bandwidth, which can match the VCO's wide-range output frequency. The design procedure of the CML frequency divider involves determining transistor sizes that ensure self-oscillation. However, this condition is sufficient but not necessary to design a divider. In this paper a new method to optimize the transistor sizes for CML frequency dividers is proposed which is shown to increase the maximum operating frequency and reduce the power dissipation. The proposed method is used to build a 2:1 static CML divider, fabricated on 0.13-mum CMOS, which achieves a division range from 12 to 40 GHz with power dissipation of 12 mW.

[1]  Jonghae Kim,et al.  Performance Variations of a 66GHz Static CML Divider in 90nm CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[2]  Jean-Olivier Plouchart,et al.  A power-efficient 33 GHz 2:1 static frequency divider in 0.12-/spl mu/m SOI CMOS , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[3]  Michael Green,et al.  Dynamics of high-frequency CMOS dividers , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[4]  Carlo Samori,et al.  A 15-GHz broad-band ÷2 frequency divider in 0.13-μm CMOS for quadrature generation , 2005 .

[5]  Changhua Cao.  A power efficient 26-GHz 32:1 static frequency divider in 130-nm bulk CMOS , 2005 .

[6]  W. Simburger,et al.  A high sensitivity static 2:1 frequency divider up to 19 GHz in 120 nm CMOS , 2002, 2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280).

[7]  A.L. Lacaita,et al.  A 15-GHz broad-band /spl divide/2 frequency divider in 0.13-/spl mu/m CMOS for quadrature generation , 2005, IEEE Microwave and Wireless Components Letters.