Digital Superconducting Electronics Design Tools—Status and Roadmap

At the start of the most ambitious development program for superconducting electronics circuit design tools to date—the IARPA SuperTools Program—we compile a comprehensive overview of the state of design tool development and use in the superconducting electronics community. Earlier design software roadmaps and tools were focused heavily on the device and gate level, with reasonably simple synthesis at the level of thousands of gates. Today, this is mostly still adequate for analog circuits, but completely inadequate for very large scale integration digital systems. Superconducting electronics circuit design tools today are still fragmented, incomplete, and insufficient for the design of very large scale integration circuits. Electronic design tools should enable design and verification of integrated circuits from process modeling right up to full system yield and reliability modeling. Progress and requirements to bring about sophisticated design tools are discussed.

[1]  Y. Yamanashi,et al.  Development of Pulse Transfer Circuits for Serially Biased SFQ Circuits Using the Nb 9-Layer 1-$\mu\hbox{m}$ Process , 2013, IEEE Transactions on Applied Superconductivity.

[2]  Coenrad J. Fourie,et al.  Three-dimensional multi-terminal superconductive integrated circuit inductance extraction , 2011 .

[3]  Dongjin Lee,et al.  SimPL: An Effective Placement Algorithm , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Coenrad Johann Fourie,et al.  Superconducting Digital Circuit Design With an Open Source and Freeware Tool Chain , 2016, IEEE Transactions on Applied Superconductivity.

[5]  Y. Kameda,et al.  A New Design Methodology for Single-Flux-Quantum (SFQ) Logic Circuits Using Passive-Transmission-Line (PTL) Wiring , 2007, IEEE Transactions on Applied Superconductivity.

[6]  Yoshihito Hashimoto,et al.  Automatic Single-Flux-Quantum (SFQ) Logic Synthesis Method for Top-Down Circuit Design , 2006 .

[7]  Coenrad Johann Fourie,et al.  Flux Trapping Analysis in Superconducting Circuits , 2017, IEEE Transactions on Applied Superconductivity.

[8]  Y. Tukel,et al.  Development of an Optimization Tool for RSFQ Digital Cell Library Using Particle Swarm , 2013, IEEE Transactions on Applied Superconductivity.

[9]  Amol Inamdar,et al.  Improved Model-to-Hardware Correlation for Superconductor Integrated Circuits , 2015, IEEE Transactions on Applied Superconductivity.

[10]  H. Terai,et al.  A single flux quantum standard logic cell library , 2002 .

[11]  Naoki Takeuchi,et al.  HDL-Based Modeling Approach for Digital Simulation of Adiabatic Quantum Flux Parametron Logic , 2016, IEEE Transactions on Applied Superconductivity.

[12]  Kazuyoshi Takagi,et al.  Layout-Driven Skewed Clock Tree Synthesis for Superconducting SFQ Circuits , 2011, IEICE Trans. Electron..

[13]  Alireza Shafaei,et al.  An Integrated Row-Based Cell Placement and Interconnect Synthesis Tool for Large SFQ Logic Circuits , 2017, IEEE Transactions on Applied Superconductivity.

[14]  M. H. Volkmann,et al.  Status of Superconductor Electronic Circuit Design Software , 2013, IEEE Transactions on Applied Superconductivity.

[15]  R. Russo,et al.  Critical current noise investigations in underdamped Josephson devices , 2011 .

[16]  Akira Fujimaki,et al.  A new optimization procedure for single flux quantum circuits , 2001 .

[17]  A. Bozbey,et al.  A Statistical Approach to Delay, Jitter and Timing of Signals of RSFQ Wiring Cells and Clocked Gates , 2013, IEEE Transactions on Applied Superconductivity.

[18]  J. W. Spargo,et al.  Vision for single flux quantum very large scale integrated technology , 2006 .

[19]  Alex F. Kirichenko,et al.  Spin-transfer switching of orthogonal spin-valve devices at cryogenic temperatures , 2014 .

[20]  Nathan Newman,et al.  Switching at small magnetic fields in Josephson junctions fabricated with ferromagnetic barrier layers , 2014 .

[21]  A. Krasniewski,et al.  Tools for the computer-aided design of multigigahertz superconducting digital circuits , 1999, IEEE Transactions on Applied Superconductivity.

[22]  M Dorojevets,et al.  8-Bit Asynchronous Wave-Pipelined RSFQ Arithmetic-Logic Unit , 2011, IEEE Transactions on Applied Superconductivity.

[23]  C.J. Fourie,et al.  Simulated inductance variations in RSFQ circuit structures , 2005, IEEE Transactions on Applied Superconductivity.

[24]  Pascal Febvre,et al.  European roadmap on superconductive electronics – status and perspectives☆ , 2010 .

[25]  I. Kataeva,et al.  Time-delay optimization of RSFQ cells , 2005, IEEE Transactions on Applied Superconductivity.

[26]  A. E. Ruehii.  Inductance Calculations in a Complex Integrated Circuit Environment , 2002 .

[27]  Coenrad J. Fourie,et al.  Layout-Versus-Schematic Verification for Superconductive Integrated Circuits , 2015, IEEE Transactions on Applied Superconductivity.

[28]  Stanislav Polonsky,et al.  PSCAN: personal superconductor circuit analyser , 1991 .

[29]  Nobuyuki Yoshikawa,et al.  Superconducting digital electronics , 2001, Proceedings of the IEEE.

[30]  E. Charbon,et al.  INDEX: an inductance extractor for superconducting circuits , 1993, IEEE Transactions on Applied Superconductivity.

[31]  Yuki Yamanashi,et al.  Consideration of Logic Synthesis and Clock Distribution Networks for SFQ Logic Circuits , 2005 .

[32]  Kazuyoshi Takagi,et al.  RSFQ 4-bit Bit-Slice Integer Multiplier , 2016, IEICE Trans. Electron..

[33]  Coenrad J. Fourie,et al.  Full-Gate Verification of Superconducting Integrated Circuit Layouts With InductEx , 2015, IEEE Transactions on Applied Superconductivity.

[34]  Shinichi Yorozu,et al.  Automatic Josephson-transmission-line routing for single-flux-quantum cell-based logic circuits , 2003 .

[35]  W. Jutzi,et al.  Microscopic simulation model of Josephson junctions for standard circuit analysis programs , 1987 .

[36]  M. M. Khapaev,et al.  Inductance extraction of superconductor structures with internal current sources , 2014, 1412.3231.

[37]  Hans-Georg Meyer,et al.  Experimentally verified inductance extraction and parameter study for superconductive integrated circuit wires crossing ground plane holes , 2013 .

[38]  M. A. Gouker,et al.  Properties of Unshunted and Resistively Shunted Nb/AlOx-Al/Nb Josephson Junctions With Critical Current Densities From 0.1 to 1 mA/μm2 , 2016, IEEE Transactions on Applied Superconductivity.

[39]  Coenrad J. Fourie,et al.  Automated State Machine and Timing Characteristic Extraction for RSFQ Circuits , 2014, IEEE Transactions on Applied Superconductivity.

[40]  S. Sarwana,et al.  Zero Static Power Dissipation Biasing of RSFQ Circuits , 2011, IEEE Transactions on Applied Superconductivity.

[41]  Anna Y. Herr,et al.  Ultra-low-power superconductor logic , 2011, 1103.4269.

[42]  Carretera de Valencia,et al.  The finite element method in electromagnetics , 2000 .

[43]  Nobuyuki Yoshikawa,et al.  Top-down RSFQ logic design based on a binary decision diagram , 2001 .

[44]  Coenrad J. Fourie,et al.  Tetrahedral Modeling Method for Inductance Extraction of Complex 3-D Superconducting Structures , 2016, IEEE Transactions on Applied Superconductivity.

[45]  Timur V. Filippov,et al.  High-Accuracy InductEx Calibration Sets for MIT-LL SFQ4ee and SFQ5ee Processes , 2017, IEEE Transactions on Applied Superconductivity.

[46]  K. Gaj,et al.  A Cadence-based design environment for single flux quantum circuits , 1997, IEEE Transactions on Applied Superconductivity.

[47]  Coenrad J. Fourie,et al.  A Static Timing Analysis Tool for RSFQ and ERSFQ Superconducting Digital Circuit Applications , 2018, IEEE Transactions on Applied Superconductivity.

[48]  V. P. Koshelets,et al.  Josephson Flux Flow Oscillator: the Microscopic Tunneling Approach , 2017, 1704.03045.

[49]  T. Harnisch,et al.  Design centering methods for yield optimization of cryoelectronic circuits , 1997, IEEE Transactions on Applied Superconductivity.

[50]  Nobutaka Kito,et al.  Automatic Wire-Routing of SFQ Digital Circuits Considering Wire-Length Matching , 2016, IEEE Transactions on Applied Superconductivity.

[51]  Henrik Engseth,et al.  Optimization of high frequency flip-chip interconnects for digital superconducting circuits , 2006 .

[52]  Coenrad J. Fourie,et al.  Fast Multicore FastHenry and a Tetrahedral Modeling Method for Inductance Extraction of Complex 3D Geometries , 2015, 2015 15th International Superconductive Electronics Conference (ISEC).

[53]  V. V. Ryazanov,et al.  Ferromagnetic Josephson switching device with high characteristic voltage , 2012 .

[54]  M. Yu. Kupriyanov,et al.  3D-MLSI: software package for inductance calculation in multilayer superconducting integrated circuits , 2001 .

[55]  S. R. Whiteley,et al.  Josephson junctions in SPICE3 , 1991 .

[56]  D. Mccumber.  Effect of ac Impedance on dc Voltage‐Current Characteristics of Superconductor Weak‐Link Junctions , 1968 .

[57]  R. Saleh.  FastCap : A Multipole Accelerated 3-D Capacitance Extraction Program , 1991 .

[58]  F G Ortmann,et al.  A Comparison of Multi-Criteria Evaluation Methods for RSFQ Circuit Optimization , 2011, IEEE Transactions on Applied Superconductivity.

[59]  Naoki Takeuchi,et al.  Inductance and Current Distribution Extraction in Nb Multilayer Circuits with Superconductive and Resistive Components , 2016, IEICE Trans. Electron..

[60]  Kazuyoshi Takagi,et al.  Large-Scale Integrated Circuit Design Based on a Nb Nine-Layer Structure for Reconfigurable Data-Path Processors , 2014, IEICE Trans. Electron..

[61]  M.J. Feldman,et al.  Multiparameter optimization of RSFQ circuits using the method of inscribed hyperspheres , 1995, IEEE Transactions on Applied Superconductivity.

[62]  A. Bozbey,et al.  Design of the Passive Transmission Lines for Different Stripline Widths and Impedances , 2016, IEEE Transactions on Applied Superconductivity.

[63]  Alex F. Kirichenko,et al.  Analysis of Multilayer Devices for Superconducting Electronics by High-Resolution Scanning Transmission Electron Microscopy and Energy Dispersive Spectroscopy , 2017, IEEE Transactions on Applied Superconductivity.

[64]  Eric C. Gingrich,et al.  Use of Pd–Fe and Ni–Fe–Nb as Soft Magnetic Layers in Ferromagnetic Josephson Junctions for Nonvolatile Cryogenic Memory , 2014, IEEE Transactions on Applied Superconductivity.

[65]  M. Manheimer,et al.  Cryogenic Computing Complexity Program: Phase 1 Introduction , 2015, IEEE Transactions on Applied Superconductivity.

[66]  A. Krasniewski,et al.  Logic simulation of RSFQ circuits , 1993, IEEE Transactions on Applied Superconductivity.

[67]  Naoki Takeuchi,et al.  An adiabatic quantum flux parametron as an ultra-low-power logic device , 2013 .

[68]  Coenrad J. Fourie,et al.  Comparison of genetic algorithms to other optimization techniques for raising circuit yield in superconducting digital circuits , 2003 .

[69]  Q.P. Herr,et al.  Monte-Carlo yield analysis [of Josephson circuits] , 1999, IEEE Transactions on Applied Superconductivity.

[70]  Naoki Takeuchi,et al.  Development and Demonstration of Routing and Placement EDA Tools for Large-Scale Adiabatic Quantum-Flux-Parametron Circuits , 2017, IEEE Transactions on Applied Superconductivity.

[71]  Mattan Kamon,et al.  FASTHENRY: a multipole-accelerated 3-D inductance extraction program , 1994 .

[72]  V. K. Semenov,et al.  Design and testing of high-speed interconnects for superconducting multi-chip modules , 2012 .

[73]  Naoki Takeuchi,et al.  Synthesis Flow for Cell-Based Adiabatic Quantum-Flux-Parametron Structural Circuit Generation With HDL Back-End Verification , 2017, IEEE Transactions on Applied Superconductivity.

[74]  Vasili K. Semenov,et al.  New AC-Powered SFQ Digital Circuits , 2015, IEEE Transactions on Applied Superconductivity.

[75]  Paul I. Bunyk.  RSFQ random logic gate density scaling for the next-generation Josephson junction technology , 2003 .

[76]  Naoki Takeuchi,et al.  Simulation of sub-kBT bit-energy operation of adiabatic quantum-flux-parametron logic with low bit-error-rate , 2013 .

[77]  R. Sobolewski,et al.  High-frequency crosstalk in superconducting microstrip waveguide interconnects , 1999, IEEE Transactions on Applied Superconductivity.

[78]  Joonhee Kang,et al.  Current recycling and SFQ signal transfer in large scale RSFQ circuits , 2003 .

[79]  Kris Gaj,et al.  Functional modeling of RSFQ circuits using Verilog HDL , 1997, IEEE Transactions on Applied Superconductivity.

[80]  Jan Pool,et al.  NioCAD - Brief History and Current Activities , 2010 .

[81]  C. Hamilton,et al.  Margins and yield in single flux quantum logic , 1991, IEEE Transactions on Applied Superconductivity.

[82]  N. R. Werthamer,et al.  Nonlinear self-coupling of Josephson radiation in superconducting tunnel junctions , 1966 .

[83]  Douglas R. Dykaar.  Picosecond switching measurements of a Josephson tunnel junction , 1987 .

[84]  Michael Siegel,et al.  Current distribution simulation for superconducting multi-layered structures , 2003 .

[85]  Osami Tsukamoto,et al.  Overview of superconductivity in Japan – Strategy road map and R&D status , 2008 .

[86]  Nobutaka Kito,et al.  Circuit Description and Design Flow of Superconducting SFQ Logic Circuits , 2014, IEICE Trans. Electron..

[87]  Yoichi Okabe,et al.  Inductance calculation of 3D superconducting structures with ground plane , 1999 .

[88]  Kazuyoshi Takagi,et al.  Automated Passive-Transmission-Line Routing Tool for Single-Flux-Quantum Circuits Based on A* Algorithm , 2010, IEICE Trans. Electron..

[89]  Yoshiaki Takai,et al.  A behavioral-level HDL description of SFQ logic circuits for quantitative performance analysis of large-scale SFQ digital systems , 2003 .

[90]  E. S. Fang,et al.  A Josephson integrated circuit simulator (JSIM) for superconductive electronics application , 1989 .

[91]  V. K. Semenov,et al.  Specific problems of numerical analysis of the Josephson junction circuits , 1987 .

[92]  J. Satchell,et al.  Stochastic simulation of SFQ logic , 1997, IEEE Transactions on Applied Superconductivity.

[93]  Thomas Ortlepp,et al.  Design issues for interconnects in densely packaged RSFQ structures , 2003 .

[94]  H.R. Gerber,et al.  Complete Monte Carlo model description of lumped-element RSFQ logic circuits , 2005, IEEE Transactions on Applied Superconductivity.

[95]  Yuki Yamanashi,et al.  100 GHz Demonstrations Based on the Single-Flux-Quantum Cell Library for the 10 kA/cm2 Nb Multi-Layer Process , 2010, IEICE Trans. Electron..

[96]  M. M. Khapaev,et al.  How Moats Protect Superconductor Films From Flux Trapping , 2016, IEEE Transactions on Applied Superconductivity.

[97]  Yingjie Jay Guo,et al.  Simulation of HTS Josephson Mixers , 2016, IEEE Transactions on Applied Superconductivity.

[98]  Mikhail Dorojevets,et al.  Fast pipelined storage for high-performance energy-efficient computing with superconductor technology , 2015, 2015 12th International Conference & Expo on Emerging Technologies for a Smarter World (CEWIT).

[99]  M. M. Khapaev,et al.  Sheet current model for inductances extraction and Josephson junctions devices simulation , 2010 .

[100]  W. C. Stewart,et al.  CURRENT‐VOLTAGE CHARACTERISTICS OF JOSEPHSON JUNCTIONS , 1968 .

[101]  Jia Du,et al.  Modeling the Behavior of HTS Terahertz RSQUIDs , 2011, IEEE Transactions on Applied Superconductivity.

[102]  P. Bunyk,et al.  Case study in RSFQ design: fast pipelined parallel adder , 1999, IEEE Transactions on Applied Superconductivity.

[103]  Gavin Burnell,et al.  SCENET roadmap for superconductor digital electronics , 2006 .

[104]  J. Kunert,et al.  Formal description of the functional behavior of RSFQ logic circuits for design and optimization purposes , 1997, IEEE Transactions on Applied Superconductivity.

[105]  W.J. Perold,et al.  Monte Carlo optimization of superconducting complementary output switching logic circuits , 1998, IEEE Transactions on Applied Superconductivity.

[106]  W. Krech,et al.  Investigations on phase locking in a two-dimensional Josephson junction array within the Werthamer and the RCSJ model , 1998 .

[107]  P. Rott,et al.  Inductance estimation for complicated superconducting thin film structures with a finite segment method , 1997, IEEE Transactions on Applied Superconductivity.

[108]  A. Inamdar,et al.  Decimation Filter With Improved DC Biasing and Data Transfer , 2007, IEEE Transactions on Applied Superconductivity.

[109]  W. Chang,et al.  The inductance of a superconducting strip transmission line , 1979 .

[110]  O A Mukhanov,et al.  Energy-Efficient Single Flux Quantum Technology , 2011, IEEE Transactions on Applied Superconductivity.

[111]  Hannes Toepfer,et al.  Inductances in rapid single flux quantum circuits with high-Tc superconductors: a comparative study , 1999 .

[112]  V. K. Semenov,et al.  AUTOMATION OF NUMERICAL ANALYSIS OF CIRCUITS WITH JOSEPHSON TUNNEL JUNCTIONS , 1986 .

[113]  S. Polonsky,et al.  PSCAN'96: new software for simulation and optimization of complex RSFQ circuits , 1997, IEEE Transactions on Applied Superconductivity.

[114]  Mikhail Tarasov,et al.  Optimization of superconducting microstrip interconnects for rapid single-flux-quantum circuits , 2005 .