A 0.8-V 48μW 82dB SNDR 10-kHz bandwidth ΣΔ modulator
暂无分享,去创建一个
[1] Xiaoyan Wang,et al. A 30fJ/conversion-step 8b 0-to-10MS/s asynchronous SAR ADC in 90nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[2] Terri S. Fiez,et al. Improved Delta-Sigma DAC Linearity Using Data Weighted Averaging. , 1995 .
[3] Andreas Kaiser,et al. A 1 V 1 mW digital-audio /spl Delta//spl Sigma/ modulator with 88 dB dynamic range using local switch bootstrapping , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).
[4] Eric A. M. Klumperink,et al. A 1.9μW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[5] D.K. Su,et al. A 0.7-V 100-dB 870-μW digital audio ΣΔ modulator , 2008, 2008 IEEE Symposium on VLSI Circuits.
[6] YuQing Yang,et al. A 114 dB 68 mW chopper-stabilized stereo multi-bit audio A/D converter , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[7] Terri S. Fiez,et al. Improved /spl Delta//spl Sigma/ DAC linearity using data weighted averaging , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.