Inductive characteristics of power distribution grids in high speed integrated circuits
暂无分享,去创建一个
[1] W. S. Song,et al. Power distribution techniques for VLSI circuits , 1986 .
[2] Hannu Tenhunen,et al. Effective power and ground distribution scheme for deep submicron high speed VLSI circuits , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).
[3] Mattan Kamon,et al. FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program , 1993, 30th ACM/IEEE Design Automation Conference.
[4] Proceedings International Symposium on Quality Electronic Design , 2002, Proceedings International Symposium on Quality Electronic Design.
[5] D. A. Priore. Inductance on silicon for sub-micron CMOS VLSI , 1993, Symposium 1993 on VLSI Circuits.
[6] Eby G. Friedman,et al. Sensitivity of interconnect delay to on-chip inductance , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).
[7] A. E. Ruehii. Inductance Calculations in a Complex Integrated Circuit Environment , 2002 .
[8] J. P. Krusius,et al. A new power distribution strategy for area array bonded ICs and packages of future deep sub-micron ULSI , 1997, 1997 Proceedings 47th Electronic Components and Technology Conference.
[9] Frederick Warren Grover,et al. Inductance Calculations: Working Formulas and Tables , 1981 .