Concurrent Error Detection Adder Based on Two Paths Output Computation

This paper presents a concurrent error detection(CED) technique for a bit-slice of a full-adder. The proposed method involves computing the sum and carry bits in two alternative ways so that transient faults will be detected by comparing the results (Sum and Carry out) obtained from the two computing paths. This technique attempts to reduce the amount of extra hardware and cost of the circuit. In order to avoid the problem of extra time we will propagate the result when the first computation is finished so that dependent computation can commence execution as soon as possible. To prove the efficiency of the proposed method, the circuit is simulated in standard CMOS 32nm technology and some transient faults are voluntary injected in the Layout of the circuit. The proposed design involves 12.12% saving in transistor count compared to DMR (Dual Modular Redundancy) style design.

[1]  Siavash Bayat-Sarmadi,et al.  Concurrent Error Detection in Finite Field Arithmetic Operations , 2007 .

[2]  D. A. Anderson,et al.  Design of self-checking digital networks using coding techniques , 1971 .

[3]  Michael Nicolaidis,et al.  Fault-Secure Parity Prediction Arithmetic Operators , 1997, IEEE Des. Test Comput..

[4]  Lorena Anghel,et al.  Concurrent Checking for VLSI , 1999 .

[5]  Keivan Navi,et al.  A Novel Mixed Mode Current and Dynamic Voltage Full Adder , 2008 .

[6]  Janak H. Patel,et al.  Concurrent Error Detection in ALU's by Recomputing with Shifted Operands , 1982, IEEE Transactions on Computers.

[7]  Gaetano Palumbo,et al.  Mixed Full Adder topologies for high-performance low-power arithmetic circuits , 2007, Microelectron. J..

[8]  Keivan Navi,et al.  A New Low Power Dynamic Full Adder Cell Based on Majority Function , 2008 .

[9]  Michael Nicolaidis.  Time redundancy based soft-error tolerance to rescue nanometer technologies , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[10]  Shuzo Yajima,et al.  On-Line Error-Detectable High-Speed Multiplier Using Redundant Binary Representation and Three-Rail Logic , 1987, IEEE Transactions on Computers.

[11]  Gernot Metze,et al.  Fault Detection Capabilities of Alternating Logic , 1978, IEEE Transactions on Computers.

[12]  William C. Carter,et al.  Design of dynamically checked computers , 1968, IFIP Congress.

[13]  Barry W. Johnson,et al.  Efficient use of time and hardware redundancy for concurrent error detection in a 32-bit VLSI adder , 1988 .

[14]  Michael Nicolaidis,et al.  Efficient implementations of self-checking adders and ALUs , 1993, FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing.