论文信息 - Highly-scaled SRAM immunity to MNU based on analysis of an induced parasitic bipolar effect

Highly-scaled SRAM immunity to MNU based on analysis of an induced parasitic bipolar effect

Three-dimensional TCAD simulation is used to explore a new charge-collection mechanism in highly-scaled MOSEFT. The results show the charge collection with the parasitic bipolar conduction can cause an increased SEU sensitivity. Then the problem of multiple-node upset in a 0.18µm 12-T SEU hardened SRAM cell is also studied. Unlike traditional multiple node charge collection in which diffusions near a single event strike collect the deposited carriers, a novel mechanism involves direct drift-diffusion collection at a NFET transistor in conjunction with parasitic bipolar conduction in nearby PFET transistor. The charge collection with the parasitic bipolar conduction compromise the SEU hardened design, thus causing upsets.

[1] B. A. Beitman. n-channel MOSFET breakdown characteristics and modeling for p-well technologies , 1988 .

[2] Jr. Leonard R. Rockett. An SEU-hardened CMOS data latch design , 1988 .

[3] J. Zoutendyk,et al. Characterization of multiple-bit errors from single-ion tracks in integrated circuits , 1989 .

[4] J. Canaris,et al. SEU hardened memory cells for a CCSDS Reed-Solomon encoder , 1991 .

[5] A. B. Campbell,et al. Analysis of multiple bit upsets (MBU) in CMOS SRAM , 1996 .

[6] T. Calin,et al. Upset hardened memory design for submicron CMOS technology , 1996 .

[7] R. Koga,et al. Experimental and analytical investigation of single event, multiple bit upsets in poly-silicon load, 64 K*1 NMOS SRAMs , 1988 .

[8] Raoul Velazco,et al. Two CMOS memory cells suitable for the design of SEU-tolerant VLSI circuits , 1994 .

[9] T. Calin,et al. SEU-hardened storage cell validation using a pulsed laser , 1996 .

[10] L.W. Massengill,et al. Single-event charge enhancement in SOI devices , 1990, IEEE Electron Device Letters.